This section addresses a variety of topics including:
  • Methods to enhance simulation speed

  • Methods to access signals internal to a component

  • Methods to transfer a line onto a signal

  • Errors in type declaration in multiple packages

  • Information available on the Internet

  • Choice of editors

  • Definition of Vital.


Global Signal Type Conversion Signal Assignment Wait Statement Concurrent Statement 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer Science+Business Media New York 1997

Authors and Affiliations

  • Ben Cohen

There are no affiliations available

Personalised recommendations