Design Verification and Testbench
Functional verification during the architectural/RTL design.
Regression tests for modified designs as a result of synthesis, design optimization, post-layout, etc.
Formal verification during design validation, synthesis, or optimization.
KeywordsTest Vector Formal Verification Direct Memory Access Linear Feedback Shift Register Random Delay
Unable to display preview. Download preview PDF.