Abstract
Design verification is the process of insuring design correctness. Verification typically encompasses three classes of disciplines:
-
1.
Functional verification during the architectural/RTL design.
-
2.
Regression tests for modified designs as a result of synthesis, design optimization, post-layout, etc.
-
3.
Formal verification during design validation, synthesis, or optimization.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media New York
About this chapter
Cite this chapter
Cohen, B. (1997). Design Verification and Testbench. In: VHDL Answers to Frequently Asked Questions. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2624-4_8
Download citation
DOI: https://doi.org/10.1007/978-1-4757-2624-4_8
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-2626-8
Online ISBN: 978-1-4757-2624-4
eBook Packages: Springer Book Archive