Abstract
This section provides an image package used to convert objects of type Bit, Bit_Vector, Std_uLogic, Std_Logic_Vector, Signed, Unsigned, Integer, Real,and Time to a string. This conversion is necessary when displaying values on the screen. It also includes the Multiple Input Signature Register (MISR) package, and a Linear Feedback Shift Register (LFSR) package. An integer random number generation package is also included. The MISR, LFSR, and random number packages are very useful in auto-regression tests as discussed in section eight.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media New York
About this chapter
Cite this chapter
Cohen, B. (1997). Packages. In: VHDL Answers to Frequently Asked Questions. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2624-4_5
Download citation
DOI: https://doi.org/10.1007/978-1-4757-2624-4_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-2626-8
Online ISBN: 978-1-4757-2624-4
eBook Packages: Springer Book Archive