Integration of Behavioral Testability Metrics in High Level Synthesis
Testability is an important aspect of digital systems usually addressed after the design phase. In this paper we propose to take into account testability constraints at the beginning of this phase. We therefore propose a novel approach for performing high level synthesis according to area and testability constraints. Behavioral testability metrics are defined and used during data path allocation. Furthermore, we will point out how testability and area considerations are merged in a high level synthesis system to obtain a global exploration scheme of the design space.
KeywordsDesign Space Data Path Controllability Rule Control Step Operational Element
Unable to display preview. Download preview PDF.
- J.F. Santucci, G. Dray, N. Giambiasi, M. Boumedine, “Methodology to reduce computational cost of behavioral test pattern generation using testability measures”, 29th IEEE/ACM Design Automation Conference, 1992, pp. 267–272.Google Scholar
- J.F. Santucci, G. Dray, M. Boumedine, N. Giambiasi, “Methods to Measure and to Enhance the Testability of Behavioral Descriptions of Digital Circuits”, 1st IEEE Asian Test Symposium, 1992, pp. 118–123.Google Scholar
- P.G. Paulin, J.P. Knight, E.F. Girczyc, “HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis”, Proc. of the Design Automation Conference, 1986, pp. 263–270.Google Scholar
- Ch. Tseng, D. P. Siewiorek “Automated Synthesis of Data Paths in Digital Systems” IEEE Trans on CAD, vol. CAD-5, no. 3, pp. 379–395, July 1986.Google Scholar
- H. Mecha, M. Fernandez, J.F. Tirado, J. Septièn, D. Mozos, K. Olcoz “A Method for Area Estimation of Data-Paths in High Level Synthesis”, IEEE Trans on CAD, vol. 15, no. 2, February 1996.Google Scholar