Skip to main content

EDgAR: A Platform for Hardware/Software Codesign

  • Chapter

Abstract

Codesign is a unified methodology to develop complex systems with hardware and software components. EDgAR, a platform for hardware/software codesign is described, which is intended to prototype complex digital systems. It employs programmable logic devices (MACHs and FPGAs) and a transputer-based parallel architecture. This platform and its associated methodology reduce the systems production cost, decreasing the time for the design and the test of the prototypes. The EDgAR supporting tools are introduced, which were conceived to specify systems at a high-level of abstraction, with a standard language and to allow a high degree of automation on the synthesis process. This platform was used to emulate an integrated circuit for image processing purposes.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Mike Spivey and Ian Page. How to Design Hardware with Handel, Oxford University Computing Laboratory, December 1993.

    Google Scholar 

  2. Rajesh K. Gupta and Giovanni De Micheli. System-level Synthesis using Re-programmable Components. In Proceedings of the European Conference on Design Automation, pages 2–7, Brussels, Belgium, February 1992.

    Google Scholar 

  3. Antonio Joaquim Esteves. Rapid Prototyping of Digital Systems. Technical report, Dep. Informatica, Universidade do Minho, Braga, Portugal, July 1994.

    Google Scholar 

  4. M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, and A. Sangiovanni-Vincentelli. A Formal Specification Model for Hardware/Software Codesign. Technical report ERL-93–48, University of California - Berkeley, June 1993.

    Google Scholar 

  5. C. A. R. Hoare. Communicating Sequential Processes. Prentice-Hall International, 1985.

    Google Scholar 

  6. Manuel Silva and Robert Valette. Petri Nets and Flexible Manufacturing. In G. Rozenberg, editor, Advances in Petri Nets 89, volume 424 of Lecture Notes in Computer Science, pages 376–417. Springer-Verlag, Berlin, Germany, 1990.

    Google Scholar 

  7. Douglas L. Perry. VHDL. McGraw-Hill, 1991.

    Google Scholar 

  8. Jodo Miguel Fernandes. Petri Nets and VHDL on the Specification of Parallel Controllers. Master’s thesis, Dep. Informatica, Universidade do Minho, Braga, Portugal, July 1994.

    Google Scholar 

  9. Rolf Ernst, Jorg Henkel, and Thomas Benner. Hardware-Software Cosynthesis for Microcontrollers. IEEE Design €4 Test of Computers, December 1993.

    Google Scholar 

  10. Asawaree Kalavade and Edward Lee. A Global Criticality/Local Phase Driven Algorithm for the Hardware/Software Partitioning Problem. In Proceedings of the 3rd International Workshop on Hardware/Software Codesign, pages 42–48, Grenoble, France. IEEE Computer Society Press, September 1994.

    Google Scholar 

  11. Frank Vahid. A Survey of Behavioral-Level Partitioning Systems. Technical report 91–71, Dept. of Information and Computer Science, University of California, Irvine, October 1991.

    Google Scholar 

  12. W. Billowitch. Simulation Models for Support Hardware/Software Integration. Computer Design, 1988.

    Google Scholar 

  13. Henrique D. Santos, José C. Ramalho, Joâo M. Fernandes, and Alberto J. Proença. A heterogeneous computer vision architecture: implementation issues. Computing System in Enginneering, 6 (4/5): 401–8, 1995.

    Article  Google Scholar 

  14. A. W. G. Duller, R. H. Storer, A. R. Thomson, E. L. Dagless, M. R. Pout, and A. P. Marriot. Design of an Associative Processor Array. IEE Proceedings, 136, 1989.

    Google Scholar 

  15. Antonio Esteves. Emulation of an Associative Processor Array with EDgAR Platform. Technical report UMDITR9602, Dep. Informatica, Universidade do Minho, Braga, Portugal, May 1996.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1997 Springer Science+Business Media Dordrecht

About this chapter

Cite this chapter

Esteves, A.J., Fernandes, J.M., Proença, A.J. (1997). EDgAR: A Platform for Hardware/Software Codesign. In: Baron, C., Geffroy, JC., Motet, G. (eds) Embedded System Applications. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2574-2_3

Download citation

  • DOI: https://doi.org/10.1007/978-1-4757-2574-2_3

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-5179-3

  • Online ISBN: 978-1-4757-2574-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics