To this point, we have concentrated mostly on behavioral modeling of a digital system. Behavioral models are more concerned with describing the abstract functionality of a module, regardless of its actual implementation. Logic level modeling is used to model the logical structure of a module, specifying its ports, submodules, logical function, and interconnections in a way that directly corresponds to its implementation. This Chapter presents the Verilog constructs that allow us to describe the logical function and structure of a system.
KeywordsModule Path Full Adder NAND Gate Gate Level Input Clock
Unable to display preview. Download preview PDF.