Abstract
Major advances in fabrication technology have made possible high-integration, large gate count ASICs. Hardware description languages and logic synthesis have had a significant impact on the design process of these ASICs. With the adoption of HDL-based design there has emerged a high-level design flow based on synthesis.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
Recommended further reading
Design Compiler Family Reference Manuals v3.2a, chapter 1, 4
Design Ware User Guide v3.2a, chapter 3, pages 3–13–3–24
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1995 Springer Science+Business Media New York
About this chapter
Cite this chapter
Kurup, P., Abbasi, T. (1995). High-Level Design Methodology Overview. In: Logic Synthesis Using Synopsys®. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2370-0_1
Download citation
DOI: https://doi.org/10.1007/978-1-4757-2370-0_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-2372-4
Online ISBN: 978-1-4757-2370-0
eBook Packages: Springer Book Archive