Up to this point, the discussions have focussed on VHDL and logic synthesis design issues. This chapter discusses how to combine the various design entities and related pieces together into a complete ASIC, and how to generate VHDL test benches for simulation.
KeywordsPulse Train Test Bench Design Entity VHDL Code Serial Data Stream
Unable to display preview. Download preview PDF.