The Gain-Boosting Technique improves accuracy of cascoded CMOS circuits without any speed penalty. This is achieved by increasing the effect of the cascode transistor by means of an additional gain-stage, thus increasing the output impedance of the sub-circuit. Used in opamp design, this technique allows the combination of the high-frequency behaviour of a single-stage opamp with the high DC-gain of a multi-stage design. Bode-plot measurements show a DC-gain of 90 dB and a unity-gain frequency of 116 MHz (16 pF load). Settling measurements with a feedback factor of 1/3 show a fast single-pole settling behaviour corresponding with a closed loop bandwidth of 18 MHz (35 pF load) and a settling accuracy better than 0.03 percent. A more general use of this technique is presented in the form of a transistor-like building block: the Super-MOST. This compound circuit behaves as a normal MOS-transistor but has an intrinsic gain g m · r 0 of more than 90 dB. The building block is self biasing and therefore very easy to design with. An opamp consisting of only 8 Super-MOSTs and 4 normal MOSTs has been measured showing results equivalent to the design mentioned above.
KeywordsOutput Impedance Additional Stage Settling Behaviour Feedback Factor Input Transistor
Unable to display preview. Download preview PDF.
- K. Martin and A.S. Sedra, “Effects of the opamp finite gain and bandwidth on the performance of switched-capacitor filters,” IEEE Trans. Circuits Syst., vol. CAS-28, August 1981, pp. 822–829.Google Scholar
- P.W. Li et al., “A Ratio-Independent Algorithmic Analog-to-Digital Conversion Technique”, IEEE J. Solid-State Circuits, vol. SC-19, no. 6, December 1984, pp. 828–836.Google Scholar
- B.-S. Song, “A 10.7-MHz switched-capacitor bandpass filter,” IEEE J. Solid-State Circuits, vol. SC-24, April 1989, pp. 320–324.Google Scholar
- B.J. Hosticka, “Dynamic CMOS amplifiers”, IEEE J. Solid-State Circuits, vol. SC-15, October 1980, pp. 887–894.Google Scholar
- M.G. Degrauwe, J. Rijmenants, E.A.Vittoz, and H.J.DeMan, “Adaptive biasing CMOS amplifiers”, IEEE J. Solid-State Circuits, vol. SC-17, June 1982, pp. 522–528.Google Scholar
- H. Ohara et al., “A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral”, IEEE J. Solid-State Circuits, vol. SC-22, December 1987, pp. 930–938.Google Scholar
- E. Sackinger and W. Gug enbuhl, “A High-Swing, High-Impedance MOS Cascode Circuit”, IEEE J. Solid-State Circuits, vol. SC-25, no.l, February 1990, pp. 289–298.Google Scholar
- K. Bult and G.J.G.M. Geelen, “A Fast-Settling CMOS Opamp with 90-dB DC gain and 116 MHz Unity-Gain Frequency”, ISSCC Dig. Tech. Papers, February 1990, pp. 108–109.Google Scholar
- K. Bult and G.J.G.M. Geelen, “A Fast-Settling CMOS Opamp for SC Circuits with 90-dB DC Gain”, IEEE J. Solid-State Circuits, vol. SC-25, no. 6, December 1990, pp. 1379–1384.Google Scholar
- B.Y. Kamath, R.G. Meyer, and P.R. Gray, “Relationship between frequency response and settling time of operational amplifiers,” IEEE J. Solid-State Circuits, vol. SC-9, December 1974, pp. 347–352.Google Scholar
- H. Wallinga and K. Bult, “Design and Analysis of CMOS Analog Signal Processing Circuits by Means of a Graphical MOST Model”, IEEE J. Solid-State Circuits, vol. SC-24, no. 3, June 1989, pp. 672–680.Google Scholar