Advertisement

Analog CAD for Consumer ICs

  • Gerard F. M. Beenker
  • John D. Conway
  • Guido G. Schrooten
  • André G. J. Slenter

Abstract

Although CAD tools for analog IC design have a relatively long history, the automation of the analog IC design process is still in its infancy. This is mainly due to the fact that during the last ten years most emphasis has been placed on digital CAD. Currently analog CAD is receiving a lot of attention from universities, commercial CAD suppliers and CAD R&D centres in leading IC companies. In this paper we will show that automating parts of the analog IC design process is feasible, but far from being simple. We will mainly focus on how the problems associated with automated analog design are tackled by Philips’ CAD teams by describing our activities on automated analog circuit and layout synthesis. It will become obvious that IC design expertise is indispensable in successfully solving these problems. We will conclude by summarising a number of possible directions for future analog CAD research.

Keywords

Analog Circuit Solid State Circuit Synthesis Tool Switch Capacitor Analog Synthesis 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    A.C.J. Stroucken et al., MILES: A mixed level simulator for analog/digital design,ICCD 88 Conf. Proc., pp.120–123.Google Scholar
  2. [2]
    M.G.R. Degrauwe et al., IDAC: an Interactive Design Tool for Analog CMOS Circuits, IEEE J. of Solid-State Circ., Vol. SC-22, 1987, pp. 1106–1115.Google Scholar
  3. [3]
    R. Harjani et al., OASYS, a Framework for Analog Circuit Synthesis, IEEE Trans. On CAD, VOL. 8, 1989, pp. 1247–1266.CrossRefGoogle Scholar
  4. [4]
    H.Y. Koh et al., OPASYN, a Compiler for CMOS Operational Amplifiers, IEEE Trans. on CAD, VOL. 9, 1990, pp. 113–125.Google Scholar
  5. [5]
    K. Swings et al., HECTOR: A Hierarchical Topology Construction Program for Analog Circuits Based on a Declarative Approach to Circuit Modelling, IEEE CICC 1991, Conf. Proc., pp.5.3.1–5. 3. 4.Google Scholar
  6. [6]
    D.M.W. Leenaerts, TOPICS, a Contribution to Analog Design Automation, Ph.D. Thesis, University of Technology Eindhoven, 1992.Google Scholar
  7. [7]
    J. Cohn et al., KOAN/ANAGRAM II: New Tools for Device Level Analog Placement and Routing, IEEE J. Solid State Circuits, 1991, pp. 330–342.Google Scholar
  8. [8]
    J. Rijmenants et al., ILAC: An Automated Layout Tool for Analog CMOS Circuits, IEEE J. Solid State Circuits, 1989, pp. 417–425.Google Scholar
  9. [9]
    Silicon & Software Systems, MIDAS: A Knowledge Based Analog Synthesis Environment, User Guide.Google Scholar
  10. [10]
    P.J.A. Naus et al., Multibit Oversampled Sigma-Delta A/D Convertors as front end for CD players, IEEE journal of solid-state circuits, Vol. 26, No. 7, July 1991Google Scholar
  11. [11]
    E.F. Stikvoort, Some remarks on the stability and performance of the noise shaper or sigma-delta modulator, IEEE Trans. On Communications, Vol. 36, 1988, pp. 1157–1162.CrossRefGoogle Scholar
  12. [12]
    P.J.A. Naus et al., Low Signal-Level Distortion in Sigma-Delta Modulators, 84th AES Convention Proc., Paris, March 1988.Google Scholar
  13. [13]
    C. Bastiaansen et al., A 10-bit 40 MHz 0.8 pm CMOS Current Output D/A Convertor, IEEE J. on Solid State Circuits, Vol. 26, 1991, pp. 917–921.CrossRefGoogle Scholar
  14. [14]
    W. Groeneveld et al., A Self Calibrating Technique for Monolithic High Resolution D/A Convertors, ISSCC 1989 Conf. Proc., pp.1517–1522.Google Scholar
  15. [15]
    J.D. Conway et al., An Automatic Layout Generator for Analog Circuits, EDAC 1992 Conf. Proc., pp.513–519.Google Scholar
  16. [16]
    R.H.J.M. Otten, Efficient Floorplan Optimization, ICCD 1983, Conf. Proc., pp.499–502.Google Scholar
  17. [17]
    L.P.P.P. van Ginneken, Optimal Slicing of Plane Point Placements, EDAC 1990, Conf. Proc., pp.322–326.Google Scholar
  18. [18]
    K. Bult et al., The CMOS Gain-Boosting Technique, Analog Integrated Circuits and Signal Processing, Vol. 1, 1991, pp. 119–135.CrossRefGoogle Scholar
  19. [19]
    J.M. Cohn et al., KOAN/ANAGRAM II: New Tools for Device-Level Analog Placement and Routing, IEEE J. of Solid-State Circ., Vol. 26, 1991, pp. 330–342.Google Scholar
  20. [20]
    M. Degrauwe et al., The Adam Analog Design Automation System, ISCAS 1990 Conf. Proc., pp.820–822.Google Scholar
  21. [21]
    U. Choudhury et al., Constraint Generation for Routing Analog Circuits, 27th DAC 1990, Conf. Proc., pp.561–566.Google Scholar
  22. [22]
    U. Choudhury et al., Constraint-Based Channel Routing for Analog and Mixed Analog/Digital Circuits,ICCAD 1990, Conf. Proc, pp.198–201.Google Scholar
  23. [23]
    E. Malavasi et al., A Routing Methodology for Analog Integrated Circuits, ICCAD 1990, Conf. Proc., pp.202–205.Google Scholar
  24. [24]
    C.Y. Lee, An Algorithm for Path Connections and Its Applications, IRE Trans. on Electr. Comp., Vol. 10, 1961, pp. 346–365.Google Scholar
  25. [25]
    F. Rubin, The Lee Path Connection Algorithm, IEEE Trans. on Comp., Vol. 23, 1974, pp. 907–914.MATHCrossRefGoogle Scholar
  26. [26]
    Y. Lin et al., Hybrid Routing, IEEE Trans. on CAD, Vol. 9, 1990, pp. 151–157.Google Scholar
  27. [27]
    T. Kostelijk et al., Automated Verification of Library-Based IC Designs, IEEE J. of Solid State Circuits, pp. 394–403, 1991.Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 1993

Authors and Affiliations

  • Gerard F. M. Beenker
    • 1
  • John D. Conway
    • 1
  • Guido G. Schrooten
    • 1
  • André G. J. Slenter
    • 1
  1. 1.Philips Research LaboratoriesEindhovenThe Netherlands

Personalised recommendations