Advertisement

Structure generation

  • Jan Vanhoof
  • Karl Van Rompaey
  • Ivo Bolsens
  • Gert Goossens
  • Hugo De Man
Chapter
Part of the The Springer International Series in Engineering and Computer Science book series (SECS, volume 216)

Abstract

The target architecture of CATHEDRAL-II is a dedicated interconnection of parameterised execution units (figure 2.5). The structure of a CATHEDRAL-II chip therefore consists of
  • the netlist of the bit-level interconnections between the data path execution units and the controller execution unit. This includes data buses, test buses, scan paths, flags and instruction bits. The interconnection network also implements all type casts in hardware, and assures that signals are aligned correctly in registers, on buses and on operators.

  • the execution unit parameters. The internal structure of all execution units, including the controller, memories and data paths, is fixed. Execution unit instances are generated by instantiating the parameters of structural templates, e.g., by the controller generator CGE [Zeg90] or the data path module generator MGE [Six86].

Keywords

Word Length Output Port Data Path Register File Cution Unit 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer Science+Business Media Dordrecht 1993

Authors and Affiliations

  • Jan Vanhoof
    • 1
  • Karl Van Rompaey
    • 1
  • Ivo Bolsens
    • 1
  • Gert Goossens
    • 1
  • Hugo De Man
    • 1
  1. 1.IMEC vzwUSA

Personalised recommendations