Advertisement

Structural VHDL

  • Stanley Mazor
  • Patricia Langstraat

Abstract

This chapter discusses the structural style of VHDL. It contains the following sections:
  • Component Instantiation Using Named Notation

  • Generate Statement

  • Configurations

Generics The VHDL structural style describes the interconnection of components within an architecture. It is similar to a netlisting language in other CAD systems. In a structural architecture, you declare the components that you are using, then create instances of those components with particular mappings of signal wires to the various pins of the components. Each component instantiation is a concurrent statement similar to those described in Chapter 6.

Keywords

Generic Parameter Structural Style NAND Gate Component Instance Concurrent Statement 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer Science+Business Media Dordrecht 1992

Authors and Affiliations

  • Stanley Mazor
    • 1
  • Patricia Langstraat
    • 1
  1. 1.Synopsys, Inc.USA

Personalised recommendations