Abstract
This chapter discusses the use of signals for component interconnection and process communication. It contains the following sections:
-
Structural Netlisting
-
Process Communication
-
Signal Declaration
-
Entity Signal Port Declarations
-
Signal Assignment in a Process
-
Signal Delay
-
Finite Delay
-
Zero Delay
-
-
Sequential Signal Assignment
-
Simulation Cycle
-
Simulation Activities
-
Sensitivity List
Signals provide communication between processes and between components. Unlike variables that are local to a process, signals provide global communication within a design.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1992 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Mazor, S., Langstraat, P. (1992). Signals & Signal Assignments. In: A Guide to VHDL. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2114-0_5
Download citation
DOI: https://doi.org/10.1007/978-1-4757-2114-0_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-2116-4
Online ISBN: 978-1-4757-2114-0
eBook Packages: Springer Book Archive