A Clock Methodology for High-Performance Microprocessors
This paper discusses an effective clock methodology for the design of high-performance microprocessors. Key attributes include the clustering and balancing of clock loads, multiple clock domains, a balanced clock router with variable width wires to minimize skew, hierarchical clock wiring, automated verification, an interface to the Cadence Design Framework IITM environment, and a complete network model of the clock distribution, including loads. This clock methodology enabled creation of the entire clock network, including verification, in less than three days with approximately 180 ps of skew.
KeywordsClock Tree Clock Distribution Custom Macrocells Reduce Development Time Clock Region
Unable to display preview. Download preview PDF.
- 1.E.G. Friedman (Ed.), Clock Distribution Networks in VLSI Circuits and Systems, IEEE Press, Piscataway, NJ, 1995.Google Scholar
- 4.K.M. Carrig et al., “A methodology and apparatus for making a skew-controlled signal distribution network,” U.S. patent no. 5,339,253, filed June 14, 1991, issued Aug. 16, 1994.Google Scholar
- 6.M.P. Desai, R. Cvijetic, and J. Jensen, “Sizing of clock distribution networks for high performance CPU chips,” in Proc. Design Automation Cont., pp. 389–394, June 1996.Google Scholar