Advertisement

Useful-Skew Clock Routing with Gate Sizing for Low Power Design

  • Joe Gufeng Xi
  • Wayne Wei-Ming Dai

Abstract

This paper presents a new problem formulation and algorithm of clock routing combined with gate sizing for minimizing total logic and clock power. Instead of zero-skew or assuming a fixed skew bound, we seek to produce useful skews in clock routing. This is motivated by the fact that only positive skew should be minimized while negative skew is useful in that it allows a timing budget larger than the clock period for gate sizing. We construct an useful-skew tree (UST) such that the total clock and logic power (measured as a cost function) is minimized. Given a required clock period and feasible gate sizes, a set of negative and positive skew bounds are generated. The allowable skews within these bounds and feasible gate sizes together form the feasible solution space of our problem. Inspired by the Deferred-Merge Embedding (DME) approach, we devise a merging segment perturbation procedure to explore various tree configurations which result in correct clock operation under the required period. Because of the large number of feasible configurations, we adopt a simulated annealing approach to avoid being trapped in a local optimal configuration. This is complemented by a bi-partitioning heuristic to generate an appropriate connection topology to take advantage of useful skews. Experimental results of our method have shown 12% to 20% total power reduction over previous methods of clock routing with zero-skew or a single fixed skew bound and separately sizing logic gates. This is achieved at no sacrifice of clock frequency.

Keywords

Logic Gate Clock Period Wire Length Logic Power Clock Tree 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    D. Dobberpuhl and R. Witek, “A 200 mhz 64b dual-issue cmos microprocessor,” in Proc. IEEE Intl. Solid-State Circuits Conf., pp. 106–107, 1992.Google Scholar
  2. 2.
    Joe G. Xi and Wayne W.M. Dai, “Buffer insertion and sizing under process variations for low power clock distribution,” in Proc. of 32nd Design Automation Conf., June 1995.Google Scholar
  3. 3.
    M.A.B. Jackson, A. Srinivasan, and E.S. Kuh, “Clock routing for high-performance ics,” in Proc. of 27th Design Automation Conf, pp. 573–579, 1990.Google Scholar
  4. 4.
    R.-S. Tsay, “An exact zero-skew clock routing algorithm,” IEEE Trans. on Computer-Aided Design, Vol. 12, No. 3, pp. 242–249, 1993.MathSciNetCrossRefGoogle Scholar
  5. 5.
    T.H. Chao, Y.C. Hsu, J.M. Ho, K.D. Boese, and A.B. Kahng, “Zero skew clock net routing,” IEEE Transactions on Circuits and Systems, Vol. 39, No. 11, pp. 799–814, Nov. 1992.MATHCrossRefGoogle Scholar
  6. 6.
    Qing Zhu, Wayne W.M. Dai, and Joe G. Xi, “Optimal sizing of high speed clock networks based on distributed rc and transmission line models,” in IEEE Intl. Conf. on Computer Aided Design, pp. 628–633, Nov. 1993.Google Scholar
  7. 7.
    N.-C. Chou and C.-K. Cheng, “Wire length and delay minimization in general clock net routing,” in Digest of Tech. Papers of IEEE Intl. Conf: on Computer Aided Design, pp. 552–555, 1993.Google Scholar
  8. 8.
    M. Edahiro, “A clustering-based optimization algorithm in zero-skew routings,” in Proc. of 30th ACM/IEEE Design Automation Conference, pp. 612–616, 1993.Google Scholar
  9. 9.
    Jun-Dong Cho and Majid Sarrafzadeh, “A buffer distribution algorithm for high-performance clock net optimization,” IEEE Transactions on VLSI Systems, Vol. 3, No. 1, pp. 84–97, March 1995.CrossRefGoogle Scholar
  10. 10.
    S. Pullela, N. Menezes, J. Omar, and L.T. Pillage, “Skew and delay optimization for reliable buffered clock trees,” in IEEE Intl. Cont. on Computer Aided Design, pp. 556–562, 1993.Google Scholar
  11. 11.
    J.P. Fishburn, “Clock skew optimization,” IEEE Transactions on Computers, Vol. 39, No. 7, pp. 945–951, 1990.CrossRefGoogle Scholar
  12. 12.
    Joe G. Xi and Wayne W.M. Dai, “Low power design based on useful clock skews,” in Technical Report, UCSC-CRL-95–15, University of California, Santa Cruz., 1995.Google Scholar
  13. 13.
    J. Cong and C.K. Koh, “Minimum-cost bounded-skew clock routing,” in Proc. of Intl. Symp. Circuits and Systems, pp. 322–327, 1995.Google Scholar
  14. 14.
    D.J.-H. Huang, A.B. Kahng, and C.-W.A. Tsao, “On the bounded-skew clock and steiner routing problems,” in Proc. of 32nd Design Automation Cont,. pp. 508–513, 1995.Google Scholar
  15. 15.
    J. Cong, A.B. Kahng, C.K. Koh, and C.-W.A. Tsao, “Bounded-skew clock and steiner routing under elmore delay,” in IEEE Intl. Cont. on Computer Aided Design,1995 (to appear).Google Scholar
  16. 16.
    J.L. Neves and E.G. Friedman, “Design methodology for synthesizing clock distribution networks exploiting non-zero localized clock skew,” IEEE Transactions on VLSI Systems, June 1996.Google Scholar
  17. 17.
    W. Chuang, S.S. Sapatnekar, and I.N. Hajj, “A unified algorithm for gate sizing and clock skew optimization,” in IEEE Intl. Conference on Computer-Aided Design, pp. 220–223, Nov. 1993.Google Scholar
  18. 18.
    H. Sathyamurthy, S.S. Sapatnekar, and J.P. Fishburn, “Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization,” in IEEE Intl. Conference on Computer-Aided Design, Nov. 1995.Google Scholar
  19. 19.
    L. Kannan, Peter R. Suaris, and H.-G. Fang, “A methodology and algorithms for post-placement delay optimization,” in Proc. of 31th ACM/IEEE Design Automation Conference, pp. 327–332, 1994.Google Scholar
  20. 20.
    S. Kirkpatrick, Jr., C.D. Gelatt, and M.P. Vecchi, “Optimization by simulated annealing,” Science, Vol. 220, No. 4598, pp. 458–463, May 1983.Google Scholar
  21. 21.
    Pak K. Chan, “Delay and area optimization in standard-cell design,” in Proc. of 27th Design Automation Cont, pp. 349–352, 1990.Google Scholar
  22. 22.
    Shen Lin and Malgorzata Marek-Sadowska, “Delay and area optimization in standard-cell design,” in Proc. of 27th Design Automation Conf., pp. 349–352, 1990.Google Scholar
  23. 23.
    Harry, V.M. Veendrick, “Short-circuit power dissipation of static cmos circuitry and its impact on the design of buffer circuits,” IEEE Journal of Solid-State Circuits, Vol. SC-19, pp. 468–473, Aug. 1984.Google Scholar
  24. 24.
    J. Rabae, D. Singh, M. Pedram, F. Catthoor, S. Rajgopal, N. Sehgal, and T.J. Mozdzen, “Power conscious cad tools and methodologies: A perspective,” Proceedings of IEEE, Vol. 83, No. 4, pp. 570–593, April 1995.CrossRefGoogle Scholar
  25. 25.
    F. Brglez, D. Bryan, and K. Kozminski, “Combinational profiles of sequential benchmark circuits,” in Proc. of IEEE Intl. Symp. on Circuits and Systems, pp. 1929–1934, 1989.CrossRefGoogle Scholar
  26. 26.
    National Semiconductor Corp. cs65 CMOS Standard Cell Library Data Book,National Semiconductor Corp., 1993.Google Scholar

Copyright information

© Kluwer Academic Publishers 1997

Authors and Affiliations

  • Joe Gufeng Xi
    • 1
  • Wayne Wei-Ming Dai
    • 1
  1. 1.Computer EngineeringUniversity of CaliforniaSanta CruzUSA

Personalised recommendations