Skip to main content

Nonlinear Analysis of a Ceramic Pin Grid Array (PGA) Soldered to an Orthotropic Epoxy Substrate

  • Chapter
Thermal Stress and Strain in Microelectronics Packaging

Abstract

The pin grid array (PGA) is one form of first-level package.1–4 It has had a predominant role in high-density packaging for many years and is commonly used in high-performance computers. The advantages of the PGA are: (1) excellent electrical performance (controlled impedance); (2) the I/O pins are spread over the area of substrate, making it possible to have a very large number of I/Os; and (3) the I/O pins are placed in a very small area, making it possible to have a small package with short circuit lines.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Tummala, R. R., and E. Rymaszewski, Microelectronics Packaging Handbook, Van Nostrand Reinhold, New York, 1989.

    Google Scholar 

  2. Seraphim, D. P., R. Lasky, and C. Y. Li, Principles of Electronic Packaging, McGraw-Hill, New York, 1989.

    Google Scholar 

  3. Electronic Materials Handbook, Vol. 1, Packaging, ASM International, Materials Park, OH, 1989.

    Google Scholar 

  4. Sinnadurai, F. N., Handbook of Microelectronics Packaging and Interconnection Technologies, Electrochemical Publications, Isle of Man, 1985.

    Google Scholar 

  5. Vecchio, K. S., and R. W. Hertzberg, “Analysis of Long Term Reliability of Plated-Through Holes in Multilayer Interconnection Boards. Part A: Stress Analyses and Material Characterization,” J. Microelectronics and Reliability, 1986, pp. 715–732.

    Google Scholar 

  6. Vecchio, K. S., and R. W. Hertzberg, “Analysis of Long Term Reliability. Part B: Fatigue Results and Fracture Mechanisms,” J. Microelectronics and Reliability, 1986, pp. 733–751.

    Google Scholar 

  7. Seraphim, D. P., “A New Set of Printed-Circuit Technologies for the IBM 3081 Processor Unit,” IBM J. Research and Development, 26 (1), January 1982, pp. 37–44.

    Article  Google Scholar 

  8. Oien, M. A., “Methods for Evaluating Plated-Through Hole Reliability,” Proc. 14th IEEE Reliability Physics Symposium, 1976, pp. 129–131.

    Google Scholar 

  9. Oien, M. A., “A Simple Model for the Thermo-Mechanical Deformations of Plated-Through-Holes in Multilayer Printed Wiring Boards,” Proc. 14th IEEE Reliability Physics Symposium, 1976, pp. 121–128.

    Google Scholar 

  10. Hines, J. N., “Measurement of Land to Plated-Through-Hole, Interface Resistance in Multilayer Boards,” Proc. 14th IEEE Reliability Physics Symposium, 1976, pp. 132–134.

    Google Scholar 

  11. Matsui, A., K. Kawai, and E. Asada, “Experimental Research on Fatigue and Fracture of Solder,” Proc. ISHM International Symposium on Microelectronics, 1989, pp. 544–551.

    Google Scholar 

  12. Rudy, D. A., “The Detection of Barrel Cracks in Plated Through Holes Using Four Point Resistance Measurements,” Proc. 14th IEEE Reliability Physics Symposium, 1976, pp. 135–140.

    Google Scholar 

  13. Boddy, P. J., R. H. Delaney, J. N. Lahti, and E. F. Landry, “Accelerated Life Testing of Flexible Printed Circuits,” Proc. 14th IEEE Reliability Physics Symposium, 1976, pp. 108–117.

    Google Scholar 

  14. Ammann, H. H., and R. W. Jocher, “Measurement of Thermo-Mechanical Strains in Plated-Through-Holes,” Proc. 14th IEEE Reliability Physics Symposium, 1976, pp. 118–120.

    Google Scholar 

  15. Lee, L. C., V. S. Darekar, and C. K. Lim, “Micromechanisms of Multilayer Printed Circuit Boards,” IBM J. Research and Development, 28 (6), November 1984, pp. 711–718.

    Article  Google Scholar 

  16. Kelly, J. H., C. K. Lim, and W. T. Chen, “Optimization of Interconnections Between Packaging Levels,” IBM J. Research and Development, 28 (6), November 1984, pp. 719–725.

    Article  Google Scholar 

  17. Marsh, L. L., R. Lasky, D. P. Seraphim, and G. S. Springer, “Moisture Solubility and Diffusion in Epoxy and Epoxy-Glass Composites,” IBM J. Research and Development, 28 (6), November 1984, pp. 655–661.

    Google Scholar 

  18. Chen, W. T., L. C. Lee, C. K. Lim, and D. P. Seraphim, “Mechanical Modeling for Printed Circuit Boards,” Proc. 3rd Printed Circuit World Conference, Washington, DC, 1984.

    Google Scholar 

  19. Crocombe, A. D., and R. D. Adams, “Peel Analysis Using the Finite Element Methods,” J. Adhesion, 12, 1981, pp. 127–139.

    Article  Google Scholar 

  20. Nakahara, S., and Y. Okinada, “Microstructure and Ductility of Electroless Copper Deposits,” Acta Metallurgica, 31 (5), 1983, pp. 713–724.

    Article  Google Scholar 

  21. Honma, H., and S. Mizushima, “Applications of Ductile Electroless Copper Deposition of Printed Circuit Boards,” Japan Metal Finishing Technology, 34 (290), January 1983, pp. 47–52.

    Google Scholar 

  22. Fox, A., “Mechanical Properties at Elevated Temperature of Cu Bath Electroplated Copper for Multilayer Boards,” J. Testing and Evaluation, 4 (1), January 1976, pp. 74–84.

    Article  Google Scholar 

  23. Munikoti, R., and P. Dhar, “A New Power Cycling Technique for Accelerated Reliability Evaluation of Plated-Through-Holes and Interconnects in PCBs,” Proc. 40th IEEE Electronic Components and Technology Conference, May 1990, pp. 426–435.

    Google Scholar 

  24. Hagge, J. K., “Strain-Induced Failures in Plated Through Holes,” Proc. Printed Circuit World, 1980, pp. 32–36.

    Google Scholar 

  25. Engel, P. A., C. K. Lim, and M. D. Toda, “Thermal Stress Analysis of Soldered Pin Connectors for Complex Electronics Modules,” Computers in Mechanical Engineering, May 1984, pp. 56–69.

    Google Scholar 

  26. Engel, P. A., “Stress Analysis for Soldered Pin-Through-Hole Connectors for Electronic Packaging Structures,” Proc. PACAM II Conference, Vina del Mar, Chile, 1991.

    Google Scholar 

  27. Mirman, B. A., “Mathematical Model of a Plated-Through Hole Under a Load Induced by Thermal Mismatch,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 11 (4), December 1988, pp. 506–511.

    Article  Google Scholar 

  28. Engelmaier, W., and T. Kessler, “Investigation of Agitation Effects on Electroplated Copper in Multilayer Board Plated-Through Holes in a Forced Flow Plating Cell,” J. Electromechanical Society, 125 (1), 1978, pp. 36–43.

    Article  Google Scholar 

  29. Arthur, D. J., and E. L. Kozij, “PTH Reliability of High Performance PWB Material,” Proc. International Electronics Packaging Society Conference, 1988, pp. 74–86.

    Google Scholar 

  30. Lea, C., A Scientific Guide to Surface Mount Technology, Electrochemical Publications, Isle of Man, 1988.

    Google Scholar 

  31. Wassink, R. J. K., Soldering in Electronics, Electrochemical Publications, Isle of Man, 1989.

    Google Scholar 

  32. Lea, C., and F. H. Howie, “Blowholing in PTH Solder Fillets, Part 1: Assessment of the Problem,” Circuit World, 12 (4), 1986, pp. 14–19.

    Article  Google Scholar 

  33. Howie, F. H., and C. Lea, “Blowholing in PTH Solder Fillets, Part 2: The Nature, Origin and Evolution of the Gas,” Circuit World, 12 (4), 1986, pp. 20–25.

    Article  Google Scholar 

  34. Seah, M. P., F. H. Howie, and C. Lea, “Blowholing in PTH Solder Fillets, Part 3: ”Moisture and the PCB,“ Circuit World, 12 (4), 1986, p. 14.

    Article  Google Scholar 

  35. Lea, C., M. P. Seah, and F. H. Howie, “Blowholing in PTH Solder Fillets, Part 4: The Plated Copper Barrel,” Circuit World, 13 (1), 1986, pp. 28–34.

    Article  Google Scholar 

  36. Lea, C., and F. H. Howie, “Blowholing in PTH Solder Fillets, Part 5: The Role of the Electroless Copper,” Circuit World, 13 (1), 1986, pp. 35–42.

    Article  Google Scholar 

  37. Lea, C., and F. H. Howie, “Blowholing in PTH Solder Fillets, Part 6: The Laminate, The Drilling and the Hole-Wall Preparation,” Circuit World, 13 (1), 1986, pp. 43–50.

    Article  Google Scholar 

  38. Howie, F. H., D. Tilbrook, and C. Lea, “Blowholing in PTH Solder Fillets, Part 7: Optimising the Soldering,” Circuit World, 13 (2), 1986, pp. 42–45.

    Article  Google Scholar 

  39. Lea, C., F. H. Howie, and M. P. Seah, “Blowholing in PTH Solder Fillets, Part 8: The Scientific Framework Leading to Recommendations for Its Elimination,” Circuit World, 13 (3), 1986, pp. 11–20.

    Article  Google Scholar 

  40. Lea, C, and F. H. Howie, “Controlling the Quality of Soldering of PTH Solder Joints,” Circuit World, 11 (3), 1985, pp. 5–7.

    Article  Google Scholar 

  41. Barker, D., M. Pecht, A. Dasgupta, and S. Naqvi, “Transient Thermal Stress Analysis of a Plated Through Hole Subjected to Wave Soldering,” Trans. ASME, J. Electronic Packaging, 113, 1991, pp. 149–155.

    Article  Google Scholar 

  42. Lau, J. H., R. Subrahmanyan, D. Rice, S. Erasmus, and C. Li, “Fatigue Analysis of a Ceramic Pin Grid Array Soldered to An Orthotropic Epoxy Substrate,” Trans. ASME, J. Electronic Packaging, 113, June 1991, pp. 138–148.

    Article  Google Scholar 

  43. Lau, J. H., S. Leung, R. Subrahmanyan, D. Rice, S. Erasmus, and C. Y. Li, “Effects of Rework on the Reliability of Pin Grid Array Interconnects,” Circuit World, 17 (4), 1991, pp. 5–10.

    Article  Google Scholar 

  44. Vaynman, S., “Effect of Strain Rate on Fatigue of Low-Tin Lead-Base Solder,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 12 (4), December 1989, pp. 469–472.

    Google Scholar 

  45. Lau, J. H., L. Powers, J. Baker, D. Rice, and W. Shaw, “Solder Joint Reliability of Fine Pitch Surface Mount Technology Assemblies,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 13 (3), September 1990, pp. 534–544.

    Google Scholar 

  46. Lau, J. H., W. D. Rice, and G. Harkins, “Thermal Stress Analysis of TAB Packages and Interconnections,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 13 (1), March 1990, pp. 182–187.

    Article  Google Scholar 

  47. Lau, J. H., “Thermal Stress Analysis of SMT PQFP Packages and Interconnections,” Trans. ASME, J. Electronic Packaging, 111, March 1989, pp. 2–8.

    Article  Google Scholar 

  48. Lau, J. H., G. Harkins, D. Rice, J. Kral, and B. Wells, “Experimental and Statistical Analyses of Surface-Mount Technology PLCC Solder-Joint Reliability, IEEE Trans. Reliability, 37 (5), December 1988, pp. 524–530.

    Article  Google Scholar 

  49. Lau, J. H., and G. Harkins, “Stiffness of `Gull-Wing’ Leads and Solder Joints for a Plastic Quad Flat Pack,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 13 (1), March 1990, pp. 124–130.

    Article  Google Scholar 

  50. Lau, J. H., and D. W. Rice, “Solder Joint Fatigue in Surface Mount Technology: State of the Art,” Solid State Technology, 28, October 1985, pp. 91–104.

    Google Scholar 

  51. Hall, P. M., “Creep and Stress Relaxation in Solder Joints in Surface-Mount Chip Carriers,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 10 (4), December 1987, pp. 556–565.

    Article  Google Scholar 

  52. Ross, R. G., “A Systems Approach to Solder Joint Fatigue in Spacecraft Electronic Packaging,” Trans. ASME, J. Electronic Packaging, 113, 1991, pp. 121–128.

    Article  Google Scholar 

  53. Lau, J. H., S. Golwalkar, D. Rice, S. Erasmus, R. Surratt, and P. Boysan, “Experimental and Analytical Studies of 28-Pin Thin Small Outline Package (TSOP) Solder-Joint Reliability,” 1991 ASME Winter Annual Meeting,Paper No. 91-WA-EEP-30.

    Google Scholar 

  54. Guo, Z., A. Sprecher, D. Jung, and H. Conrad, “Influence of Environment on the Fatigue of Pb—Sn Solder Joints,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 14 (4), December 1991, pp. 833–837.

    Article  Google Scholar 

  55. Liu, K., and J. Duh, “Microstructural Evolution in Sn/Pb Solder and Pd/Ag Thick Film Conductor Metallization,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 14 (4), December 1991, pp. 703–707.

    Article  Google Scholar 

  56. Satoh, R., K. Arakawa, M. Harada, and K. Matsui, “Thermal Fatigue Life of Pb—Sn Alloy Interconnections,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 14 (1), March 1991, pp. 224–232.

    Article  Google Scholar 

  57. Solomon, H. D., “Fatigue of 60/40 Solder,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 9, December 1986, pp. 423–432.

    Article  Google Scholar 

  58. Solomon, H. D., “Strain-Life Behavior in 60/40 Solder, Trans. ASME, J. Electronic Packaging, 111, June 1989, pp. 75–82.

    Article  Google Scholar 

  59. Solomon, H. D., “Room Temperature Low Cycle Fatigue of a High Pb Solder (Indalloy 151),” Proc. 2d ASM International Electronic Materials and Processing Congress, April 1989, pp. 135–146.

    Google Scholar 

  60. Solomon, H. D., “Low Cycle Fatigue of Surface Mounted Chip Carrier/Printed Wiring Board Joints,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 12 (4), December 1989, pp. 473–479.

    Article  Google Scholar 

  61. Solomon, H. D., “High and Low Temperature Strain-Life Behavior of a Pb Rich Solder,” Trans. ASME, J. Electronic Packaging, 112, June 1990, pp. 123–128.

    Article  Google Scholar 

  62. Subrahmanyan, R., “A Damage Integral Approach for Low-Cycle Isothermal and Thermal Fatigue,” Ph.D. Thesis, Cornell University, Ithaca, New York, 1990.

    Google Scholar 

  63. Subrahmanyan, R., J. R. Wilcox, and C. Y. Li, “A Damage Integral Approach to Thermal Fatigue of Solder Joints,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 12 (4), December 1989, pp. 480–491.

    Google Scholar 

  64. Wilcox, J. R., R. Subrahmanyan, and C. Y. Li, “Assembly Stiffness and Failure Criterion Considerations in Solder Joint Fatigue,” Trans. ASME, J. Electronic Packaging, 112, June 1990, pp. 115–122.

    Article  Google Scholar 

  65. Stone, D., H. Wilson, R. Subrahmanyan, and C. Y. Li, “Mechanisms of Damage Accumulation in Solders During Thermal Fatigue,” Proc. 36th IEEE Electronic Components Conference, 1986, pp. 630–635.

    Google Scholar 

  66. Lau, J. H., Solder Joint Reliability: Theory and Applications, Van Nostrand Reinhold, New York, 1991.

    Book  Google Scholar 

  67. Lau, J. H., Handbook of Tape Automated Bonding, Van Nostrand Reinhold, New York, 1991.

    Google Scholar 

  68. Suhir, E., “Analytical Modeling in Electronic Packaging Structures: Its Merits, Shortcomings and Interaction With Experimental and Numerical Techniques,” Trans. ASME, J. Electronic Packaging, 111, June 1989, pp. 157–161.

    Article  Google Scholar 

  69. Lau, J. H., “A Note on the Calculation of Thermal Stresses in Electronic Packaging by Finite Element Methods,” Trans. ASME, J. Electronic Packaging, 111, December 1989, pp. 313–320.

    Article  Google Scholar 

  70. Suhir, S., “Interfacial Stresses in Bimetal Thermostats,” Trans. ASME, J. Applied Mechanics, 55, 1989, pp. 595–600.

    Article  Google Scholar 

  71. Evans, A. G., and J. W. Hutchinson, “On the Mechanics of Delamination and Spalling in Compressed Films,” Int. J. Solids and Structures, 20, 1984, pp. 455–466.

    Article  Google Scholar 

  72. Eischen, J. W., and J. S. Everett, “Thermal Stress Analysis of a Bimaterial Strip Subject to an Axial Temperaure Gradient,” Trans. ASME, J. Electronic Packaging, 111, December 1989, pp. 282–288.

    Article  Google Scholar 

  73. Engel, P. A., “Structural Analysis for Circuit Card Systems Subjected to Bending,” Trans. ASME, J. Electronic Packaging, 112, March 1990, pp. 2–10.

    Article  Google Scholar 

  74. Lau, J. H., “Thermoelastic Solutions for a Finite Substrate With an Electronic Device,” Trans. ASME, J. Electronic Packaging, 113, March 1991, pp. 84–88.

    Article  Google Scholar 

  75. Lau, J. H., “Thermoelastic Problems for Electronic Packaging,” J. International Society for Hybrid Microelectronics, No. 25, May 1991, pp. 11–15.

    Article  Google Scholar 

  76. Kuo, A., “Thermal Stresses at the Edge of a Bimetallic Thermostat,” Trans. ASME, J. Applied Mechanics, 56, 1989, pp. 585–589.

    Article  Google Scholar 

  77. Chen, W. T., and C. W. Nelson, “Thermal Stresses in Bonded Joints,” IBM J. Research and Development, 23 (2), 1979, pp. 179–187.

    Article  Google Scholar 

  78. Weaver, W., and P. R. Johnston, Finite Elements for Structural Analysis, Prentice-Hall, Englewood Cliffs, NJ, 1984.

    Google Scholar 

  79. Oden, J. R., Finite Elements of Nonlinear Continua, McGraw-Hill, New York, 1973.

    Google Scholar 

  80. Hughes, T., The Finite Element Method, Prentice-Hall, Englewood Cliffs, NJ, 1987.

    Google Scholar 

  81. Lau, J. H., and A. H. Jeans, “Nonlinear Analysis of Elastomeric Keyboard Domes,” Trans. ASME, J. Applied Mechanics, 56, December 1989, pp. 751–755.

    Article  Google Scholar 

  82. Lau, J. H., and L. L. Moresco, “Mechanical Behavior of Microstrip Structures Made of Y-Ba-Cu-O Superconducting Ceramics,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 11 (4), December 1988, pp. 419–426.

    Google Scholar 

  83. Lau, J. H., and L. B. Lian-Mueller, “Finite Element Modeling for Optimizing Hermatic Package Reliability,” Trans. ASME, J. Electronic Packaging, 111, December 1989, pp. 255–260.

    Article  Google Scholar 

  84. Lau, J. H., and C. A. Keely, “Dynamic Characterization of Surface Mount Component Leads for Solder Joint Inspection,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 12 (4), December 1989, pp. 594–602.

    Google Scholar 

  85. Lau, J. H., D. W. Rice, and P. A. Avery, “Elasto-Plastic Analysis of Surface-Mount Solder Joints,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 10 (3), September 1987, pp. 346–357.

    Google Scholar 

  86. Lau, J. H., and G. Harkins, “Thermal Stress Analysis of SOIC Packages and Interconnections,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 11 (4), December 1988, pp. 380–389.

    Article  Google Scholar 

  87. Lau, J. H., “Elasto-Plastic Large Deflection Analysis of a Copper Film,” 1991 ASME Winter Annual Meeting,Paper No. 91-WA-EEP-29.

    Google Scholar 

  88. Lau, J. H., and G. H. Barrett, “Stress and Deflection Analysis of Partially Routed Panels for Depanelization,” IEEE Trans. Components, Hybrids, and Manufacturing Technology, 10 (3), September 1987, pp. 411–419.

    Article  Google Scholar 

Download references

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Van Nostrand Reinhold

About this chapter

Cite this chapter

Lau, J., Subrahmanyan, R., Erasmus, S., Leung, S., Li, CY. (1993). Nonlinear Analysis of a Ceramic Pin Grid Array (PGA) Soldered to an Orthotropic Epoxy Substrate. In: Lau, J.H. (eds) Thermal Stress and Strain in Microelectronics Packaging. Springer, Boston, MA. https://doi.org/10.1007/978-1-4684-7767-2_21

Download citation

  • DOI: https://doi.org/10.1007/978-1-4684-7767-2_21

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4684-7769-6

  • Online ISBN: 978-1-4684-7767-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics