Understanding Clock Skew in Synchronous Systems
Clock distribution and synchronization in synchronous systems are important issues especially as the size of the system and/or the clock rate increase. Minimization of clock skew has always been a major concern for the designers. Many factors contribute to clock synchronization and skew in a synchronous system. Among the major factors are: the clock distribution network, choice of clocking scheme, the underlying technology, the size of the system and level of integration, the type of material used in distributing the clock, clock buffers, and the clock rate. To be able to get around the problems related to clock skew and synchronization, one has to understand the effect that clock skew can have on the operation of a given system. In this paper we derive simple and practical formulations of these effects in terms of a few time-parameters that can be considered as properties of the individual modules and the clock network in a synchronous system. Knowing these time-parameters, one can determine the maximum throughput of a given system as well as its reaction to a change in clock skew. Three different clocking schemes, namely, edge-triggered, single-phase level sensitive, and two-phase clocking are considered. However, using the approaches discussed in this paper, the effect of clock skew for any other clocking scheme can be analyzed and formulated.
KeywordsSettling Dock Polysilicon
Unable to display preview. Download preview PDF.
- S.Y. Kung and R.J. Gal-Ezer, Synchronous Versus Asynchronous Computation in Very Large Scale Integrated Array Processors, Proceedings of SPIE Symposium, Vol. 341 Real Time Signal Processing V, 1982, pp. 53–65.Google Scholar
- H.B. Bakoglu, J.T. Walker and J.D. Meindl, A Symmetric Clock Distribution Tree and Optimized High-Speed Interconnections for Reduced Clock Skew in ULSI and WSI Circuits, IEEE International Conference on Computer Design, Rye Brook, NY, Oct. 1986, pp. 118–122.Google Scholar