Fault-Tolerant LU-Decomposition in a Two-Dimensional Systolic Array

  • J. H. Kim
  • S. M. Reddy


In this paper, we present a new systolic algorithm to solve LU-decomposition effeciently in a 2-D systolic array. The LU-decomposition is the main step to solve a system of linear equations, a problem encountered in many scientific and industrial applications. Continuing growth of interest in systolic arrays poses new problems in ensuring the reliability of computations performed by such systems. A concurrent error detection scheme proposed earlier is applied to the new systolic LU-decomposition algorithm. The proposed concurrent error detection scheme requires small hardware overhead and no time overhead, since it utilizes the inherent idle cycles in the cells of the array.


Error Detection Systolic Array Memory Element Hexagonal Array VLSI System 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    C.Mead and L. Conway, Introduction to VLSI systems, chapter 8, Addison-Wesley, 1980.Google Scholar
  2. [2]
    I. Koren, “A Reconfigurable and Fault-Tolerant VLSI Multiprocessor Array,” The 8th Symposium on Computer Architecture, IEEE and ACM, May 1981, pp. 425–442.Google Scholar
  3. [3]
    D.Gordon, I.Koren, and G.M.Silberman, “Restructuring hexagonal arrays of processors in the presence of faults,” to appear in J. VLSI Comput. Syst.Google Scholar
  4. [4]
    D.F.Barbe, “VHSIC Systems and Technology,” IEEE Computer, Feb. 1981, pp. 13–22.Google Scholar
  5. [5]
    Y.H.Choi, et al, “Fault Diagnosis of reconfigurable systolic arrays,” Intl Conf. Computer Design 84, pp. 451–455.Google Scholar
  6. [6]
    K.H.Huang and J.A.Abraham, “Low cost schemes for fault tolerant matrix operation with processor arrays”, FTCS-12, June 1982.Google Scholar
  7. [7]
    M.Sami and R.Stefanelli, “Reconfiguration Architectures for VLSI Processing Array,” Proc. of the IEEE, May 1986, pp. 712–722.Google Scholar
  8. [8]
    J.H.Kim and S.M.Reddy, “A Fault-Tolerant Systolic Array Design Using TMR Method, Int’l Conf. Computer Design 85,pp. 769–773.Google Scholar
  9. [9]
    C. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley Pub. Co., Reading MA (1980), p. 282.Google Scholar
  10. [10]
    H.T.Kung, “Let’s design algorithms for VLSI systems,” Proc. Caltech. Conf. on VLSI, Jan. 1979, pp. 65–90.Google Scholar
  11. [11]
    R.K.Gulati and S.M.Reddy, “Concurrent Error Detection in VLSI Array Structures,” Int’l Conf.Computer Design 86, pp. 488–491.Google Scholar
  12. [12]
    S.J.Leon, “Linear Algebra with Application,” Macmillan Publishing Co., NY, 1980.Google Scholar
  13. [13]
    S.K Rao, private communication, Oct., 1987.Google Scholar

Copyright information

© Plenum Press, New York 1988

Authors and Affiliations

  • J. H. Kim
    • 1
  • S. M. Reddy
    • 1
  1. 1.University of IowaIowa CityUSA

Personalised recommendations