High Performance Cooling and Large Scale Integration

  • Robert W. Keyes
Part of the The IBM Research Symposia Series book series (IRSS)


Large scale integration has not invaded the highest performance regime of computation. The speed of circuits on LSI chips has not matched those available at lower levels of integration. The root of the difference is to be found in power; increases in number of components have not been accompanied by a proportionate increase in power per chip. The trade-off between power and speed means that the limited ability of technology to remove heat at high density from compact structures leads to a lower power dissipation per gate at higher levels of integrations and lower speed.


Thermal Resistance Power Dissipation Heat Current Silicon Chip Large Scale Integration 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    D.B. Tuckerman and R.F.W. Pease, “High-performance heat sinking for VLSI,” IEEE Electron Device Letters, Vol. 2, pp. 126–129, 1981.CrossRefGoogle Scholar
  2. 2.
    M.I. Donegan and B.R. Pagnani, “Thermal design of the Saturn V Launch Vehicle digital computer,” National Electronic Packaging and Production Conference (NEPCON) Proceedings, 1965, pp. 1–20.Google Scholar
  3. 3.
    R.J. Beall, “Packaging for a Supercomputer,” 1974 INTERCON Technical Papers (IEEE, New York, 1974), Paper 18/3.Google Scholar
  4. 4.
    E.A. Wilson, “True Liquid Cooling of Computers,” 1977 National Computer Conference Proceedings, Montvale, N.J.: AFIPS Press, 1977, pp. 341–348.Google Scholar
  5. 5.
    D.P. Seraphim and I. Feinberg, “Electronic Packaging Evolution in IBM,” IBM J. Res. Dev., Vol. 25, pp. 617–629, 1981.Google Scholar
  6. 6.
    R.C. Chu, U.P. Hwang and R.E. Simons, “Conduction Cooling for an LSI Package,” IBM J. Res. Dev., Vol. 26, pp. 45–54, 1982.Google Scholar
  7. 7.
    S. Oktay and H.C. Kammerer, “A Conduction-Cooled Module for High-Performance LSI Devices,” IBM J. Res. Dev., Vol. 26, pp. 55–66, 1982.Google Scholar
  8. 8.
    R.M. Russell, “The Cray-I Computer System,” Comm. ACM, Vol. 21, pp. 63–72, Jan. 1978.CrossRefGoogle Scholar
  9. 9.
    D.B. Tuckerman and R.F.W. Pease, “Ultrahigh Thermal Conductance Microstructures for Cooling Integrated Circuits,” Electronic Components Conference, San Diego, 1982.Google Scholar
  10. 10.
    D.B. Tuckerman and R.F.W. Pease, “Optimized Convective Cooling Using Micromachined Structures,” Electrochem. Soc., Montreal, 1982.Google Scholar
  11. 11.
    B.S. Landman and R.L. Russo, “On a Pin Versus Block Relationship for Partitions of Logic Graphs,” IEEE Trans. on Computers, Vol. C-20, pp. 1469–1479, 1971.Google Scholar
  12. 12.
    A.J. Blodgett and D.R. Barbour,’ “Thermal Conduction Module,” IBM J. Res. Dev., Vol. 26, pp. 30–36, 1982.Google Scholar
  13. 13.
    R.W. Keyes, “The Evolution of Digital Electronics Towards VLSI,” IEEE Trans. Electr. Dev., Vol. ED-26, pp. 271–279, April 1979.Google Scholar
  14. 14.
    R.W. Keyes, “GaAs High-Speed Logic,” in Digital Technology, Status and Trends, (ed. H. Painke ), R. Oldenbourg, Munich, 1981; pp. 253–273.Google Scholar
  15. 15.
    R.W. Keyes, “The Wire-Limited Logic Chip,” IEEE J. Sol. St. Circuits, to be published.Google Scholar

Copyright information

© Plenum Press, New York 1984

Authors and Affiliations

  • Robert W. Keyes
    • 1
  1. 1.IBM Thomas J. Watson Research CenterYorktown HeightsUSA

Personalised recommendations