A Multi-Microprocessor Architecture for Associative Processing of Image Data
For the organization of image data retrieval systems, one of the most important features to be realized is a large scale semantic data base operating in a real-time environment. This calls for the development of a high-speed associative processor incorporating recent LSI technology. Therefore, we are developing a multi-microprocessor system designed to satisfy these requirements. This system, called “ARES,” was originally described by Ichikawa et al. (1977, 1978). ARES is essentially capable of associating stored data with a query item. Therefore, it is a problem-oriented computer designed for processing pattern or image data.
KeywordsData Space Associative Processing Handwritten Character Cluster Control Data Word
Unable to display preview. Download preview PDF.
- Ichikawa, T., Sakamura, K., and Aiso, H., “ARES—A Memory, Capable of Associating Stored Information through Relevancy Estimation,” AFIPS Conf. Proc. 46:947–954 (1977).Google Scholar
- Ichikawa, T., Sakamura, K., and Aiso, H., “A Multi-microprocessor ARES with Associative Processing Capability on Semantic Data Bases,” AFIPS Conf. Proc. 47:1033–1039 (1978).Google Scholar