Abstract
In this chapter, we present the computer-aided analogue behavioural modelling tool ABSynth (Analogue Behavioural model Synthesizer). The behaviour to model is expressed graphically in the form of a Functional Diagram (FD) drawn as the interconnection of Graphical Building Symbols (GBS), each of which stands for some elementary analogue behaviour. The functional diagram describes the behaviour of the system only, not its physical structure. The corresponding HDL-A™ code is then generated automatically.
The novel contribution of this work is threefold: first, analogue behaviour can be described in a dedicated graphical form, secondly, the graphical description is translated into behavioural AHDL code, lastly, the graphical description method and the code generation process have been implemented as a software tool. This tool, ABSynth, is user-friendly, easy to extend, and integrated in a complete design environment. The generated code is syntactically right by construction and, consequently, the user does not need to know the syntax of the target hardware description language anymore.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
V. Moser, “Computer-Aided Behavioural Modelling of Analogue Systems”, Thèse de doctorat, Université de Neuchâtel, 1996.
V. Moser et al., “A Graphical Approach to Analogue Behavioural Modelling”, The European Design and Test Conference, pp. 535–539, 1994.
V. Moser et al., “Generating VHDL-A-like Models Using ABSynth”, EURO-DAC′95 European Design Automation Conference with EURO-VHDL′95, pp. 522–527, 1995.
V. Moser et al., “Behavioural Modelling of Sampled-Data Systems with HDL-A and ABSynth”, Hardware Description Languages and their Applications, pp. 159–177, C. Delgado Kloos and E. Cerny (eds.), Chapman & Hall, London, 1997.
D. D. Gajski, “The Structure of a Silicon Compiler”, IEEE International Conference on Computer Design, 1987.
G. R. Boyle et al., “Macromodeling of Integrated Circuit Operational Amplifiers”, IEEE Journal of Solid-State Circuits, Vol. SC-9, No. 6, pp. 353–363, 1974.
C. Visweswariah et al., “Model Development and Verification for High Level Analog Blocks”, 25th ACM/IEEE Design Automation Conference, pp. 376–382, 1988.
B. A. A. Antao and A. J. Brodersen, “Techniques for Synthesis of Analog Integrated Circuits”, IEEE Design & Test of Computers, March 1992, pp. 8–18, 1992.
HDL-A User’s Manual, Issue 1.0, ANACAD Electrical Engineering Software, 1994.
M. Joshi and H. Kobayashi, “Quantifying Design Productivity: An Effort Distribution Analysis”, EURO-DAC′95 European Design Automation Conference with EURO-VHDL′95, pp. 476–481, 1995.
F. E. Cellier, Continuous System Modeling, Springer-Verlag, New-York, 1991.
M. Banu and Y. Tsividis, “An Elliptic Continuous-Time CMOS Filter with On-Chip Automatic Tuning”, IEEE Journal of Solid-State Circuits, Vol. SC-20, No. 6, pp. 1114–1121, 1985.
C.-J. R. Shi and A. Vachoux, “VHDL-A Design Objectives and Rationale”, Modelling in Analog Design, pp. 1–30, J.-M. Bergé, O. Levia and J. Rouillard (eds.), Kluwer Academic Publisher, Boston, 1995.
V. Moser and P. Nussbaum, ABSynth User’s guide, IMT Report 380 PE 01/95, Version 1.1, Université de Neuchâtel, Institut de microtechnique, 1996.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Moser, V., Amann, H.P., Pellandini, F. (1997). Behavioural Modelling of Analogue Systems with Absynth. In: Vachoux, A., Bergé, JM., Levia, O., Rouillard, J. (eds) Analog and Mixed-Signal Hardware Description Language. Current Issues in Electronic Modeling, vol 10. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-6297-9_6
Download citation
DOI: https://doi.org/10.1007/978-1-4615-6297-9_6
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-7891-4
Online ISBN: 978-1-4615-6297-9
eBook Packages: Springer Book Archive