VHDL 1076.1: Analog and Mixed-Signal Extensions to VHDL
VHDL 1076.1 is an extension to the well-established VHDL 1076 language to support the description and simulation of continuous and mixed continuous/discrete systems. We provide an overview of the extended language.
KeywordsBreak Statement Extended Language Tolerance Group Simultaneous Statement Simple Nature
Unable to display preview. Download preview PDF.
- “VHDL 1076.1 Design Objective Document,” IEEE 1076.1 Working Group, 1995.Google Scholar
- C.-J. R. Shi, and A. Vachoux, “VHDL-A Design Objectives and Rationale,” In J.-M. Bergé, O. Levia, J. Rouillard (Ed.). Current Issues in Electronic Modeling, vol. 2: Modeling in Analog Design. Kluwer, 1995.Google Scholar
- “IEEE Standard VHDL Language Reference Manual”, ANSI/IEEE Std 1076-1993.Google Scholar
- K.E. Brenan, S.L. Campbell, and L.R. Petzold, “Numerical Solution of Initial-Value Problems in Differential-Algebraic Equations, ” North-Holland, 1989.Google Scholar
- F.E. Cellier, “Continuous System Modeling, ” Springer-Verlag, 1991.Google Scholar
- J.W. Lewis, “Modeling Engineering Systems, ” HighText Publications, 1994.Google Scholar
- E.E.L. Mitchell, J.S. Gauthier, “ACSL: Advanced Continuous Simulation Language—User Guide and Reference Manual,” Mitchell & Gauthier Assoc, Concord, MA, 1986.Google Scholar
- L.O. Chua, P.-M. Lin, “Computer-Aided Analysis of Electronic Circuits,” Prentice-Hall, 1975.Google Scholar