Skip to main content

Synthesis for Delay Fault Testability

  • Chapter
Delay Fault Testing for VLSI Circuits

Part of the book series: Frontiers in Electronic Testing ((FRET,volume 14))

  • 216 Accesses

Abstract

This chapter focuses on techniques for synthesizing delay fault testable circuits. The presented techniques concentrate on transition or path delay faults. Robust tests for these faults can guarantee their detection independent of signal delays outside the target path. Therefore, it would be ideal if all faults could be tested with robust tests. However, in most designs a significant fraction of delay faults is not robustly testable. Unlike in stuck-at fault testing, redundancy removal techniques cannot be used to eliminate untestable delay faults. There are two reasons for this: (a) An untestable path delay fault is not necessarily redundant and thus it may not be removed. (2) Even if a path is redundant, the signals involved in the path are usually shared by many paths. Removing a path from a circuit would then, require duplication of the logic and thus, result in an area increase. A number of synthesis techniques tuned to obtain circuits with improved robust delay fault testability have been developed [33, 40, 89, 118, 127, 130]. These methods either start from the functional specification of the circuit and synthesize it such that all faults are robustly testable or they identify the robustly untestable faults in the given implementation and modify it to achieve complete robust delay fault testability. Synthesis of robust delay fault testable designs can result in a large area/performance overhead and or additional primary inputs. In case of the path delay faults, more area efficient delay testable designs can be obtained if in addition to robustly testable faults the synthesized designs also allowed to contain validatable non-robustly testable faults as well as primitive faults of cardinality higher than 1. Defects causing all these faults can be detected without regard to circuit delays. However, unless the test set for such a design is obtained during the synthesis process, generating tests for validatable non-robustly testable and primitive faults of cardinality higher than 1 is a complicated task.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer Science+Business Media New York

About this chapter

Cite this chapter

Krstić, A., Cheng, KT. (1998). Synthesis for Delay Fault Testability. In: Delay Fault Testing for VLSI Circuits. Frontiers in Electronic Testing, vol 14. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-5597-1_9

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-5597-1_9

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-7561-6

  • Online ISBN: 978-1-4615-5597-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics