Technology Independent Power Analysis and Modeling
This chapter presents a study on the relation between the power consumption of a Boolean network before and after technology mapping, under a zero delay model. Using a new signal tracing technique, it is shown that the structure of a network before mapping directly impacts the power consumption of the mapped network. This analysis will demonstrate that the contribution of each node in the unmapped network to the load and switching activity of the mapped network can accurately be estimated. Having provided a technique that provides an accurate power estimate on a node by node basis, a strong case is made for technology independent power optimization. Two load models for nodes in the technology independent network are also presented. These models will be used to minimize power consumption during technology independent power optimization procedures presented in the following chapters.
KeywordsPower Consumption Factor Form Boolean Network Switching Activity Technology Mapping
Unable to display preview. Download preview PDF.
- K. Chaudhary and M. Pedram. “A near optimal algorithm for technology mapping minimizing area under delay constraints.” In proceedings of the ACM/IEEE Design Automation Conference, June 1992.Google Scholar
- S. Iman and M. Pedram. “POSE: Power Estimation and Synthesis Environment,” In proceedings of the ACM/IEEE Design Automation Conference, June 1996.Google Scholar
- K. Keutzer. “DAGON: Technology binding and local optimization by DAG matching.” In proceedings of the ACM/IEEE Design Automation Conference, June 1987.Google Scholar
- R. Lisanke, editor. “FSM benchmark suite,” Microelectronics Center of North Carolina, Research Triangle Park. North Carolina, 1987.Google Scholar
- F. Mailhot, G. DeMicheli. “Technology mapping using Boolean matching.” In proceedings of European Conference on Design Automation, March 1990.Google Scholar
- R. Rudell. “Logic Synthesis for VLSI Design.” Ph.D. thesis, University of California, Berkeley, 1989.Google Scholar
- H. Savoj. “Don’t Cares in Multi-Level Network Optimization.” PhD thesis, University of California, Berkeley, 1992.Google Scholar
- A. A. Shen, A. Ghosh, S. Devadas, and K. Keutzer. “On average power dissipation and random pattern testability of CMOS combinational logic networks.” In proceedings of the IEEE International Conference on Computer Aided Design, November 1992.Google Scholar
- A. Wang. “Algorithms for Multi-Level Logic Optimizations.” Ph.D. Thesis, UC Berkeley, 1989.Google Scholar