Abstract
Modern MOSFETs often incorporate a lightly-doped drain (LDD) region. Due to the presence of the LDD region, these so called LDD MOSFETs have a smaller electric field near the drain region and therefore a reduced hot-carrier effect over the conventional MOSFET [1–2]. This, however, comes with the expenses of an increase in the drain/source series resistances and therefore a reduced drain current level. Figure 6.1 (a)-(c) give the schematic of the cross section of conventional MOSFET, LDD MOSFET, and fully overlapped LDD (FOLD) MOSFET, respectively. It can be seen that the LDD and FOLD MOSFETs differ mainly in the gate structure; the LDD MOSFET has a typical polysilicon gate surrounded by the oxide sidewall, whereas the FOLD MOSFET has a larger gate consisting of a polysilicon gate and two spacers. Let us focus on the LDD MOSFET. The lightly and heavily doped drain and source regions are fabricated as follows. First, the lightly-doped n drain and source regions are formed by ion implantation defined by the edges of the polysilicon gate. The heavily-doped n+ drain and source regions are then formed by a second ion implantation defined by the edges of the oxide sidewalls.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
J. J. Liou, Advanced Semiconductor Device Physics and Modeling,Boston, MA: Artech House, Inc., 1994.
E. Takeda, H. Kume, T. Toyabe, and S. Asai, “Submicron MOSFET structure for minimizing hot-carrier generation,” IEEE Trans. Electron Devices, vol. 29, 1982.
T. Terada and H. Muta, “A new method to determine effective MOSFET channel length,” Jap. J. Appl. Phys., vol. 18, p. 953, 1979.
MEDICI Manual, Technology Modeling Associates, Inc., Palo Alto, CA, 1993.
R. Narayanan, A. Ortiz-Conde, J. J. Liou, F. J. Garcia Sanchez, and A. Parthasarathy, “Two-dimensional numerical analysis for extracting the effective channel length of short-channel MOSFETs,” Solid-St. Electron., vol. 38, p. 1155, 1995.
B. J. Sheu, C. Hu, P. K. Ko, and F. C. Hsu, “Source-and-drain series resistance of LDD MOSFETs,” IEEE Electron Device Lett., vol. EDL-5, p. 365, 1984.
P. Antognetti, C. Lombardi, and D. Antoniadis, “Use of process and 2-D MOS simulation in the study of doping profile influence on S/D resistance in short-channel MOSFETs,” Tech. Digest IEDM, 1981, p. 574.
G. J. Hu, C. Chang, and Y. Chia, “Gate-voltage-dependent effective channel length and series resistance of LDD MOSFETs,” IEEE Trans. Electron Devices, vol. ED-34, p. 2469, 1987.
M. H. Seavey, “Source and drain resistance determination for MOSFETs,” IEEE Electron Device Lett., vol. EDL-5, p. 479, 1984.
K. Takeuchi, N. Kasai, T. Kunio, and K. Terada, “An effective channel length determination method for LDD MOSFETs,” IEEE Trans. Electron Devices, vol. 43, p. 580, 1996.
K. Takeuchi, N. Kaisi, and K. Terada, “A new effective channel length determination for LDD MOSFETs,” Proc. 1991 Int. Conf. Microelectronic Test Structures, 1991, p. 215.
S. -W. Lee, “A capacitance-based method for experimental determination of metallurgical channel length of submicron LDD MOSFET’s,” IEEE Trans. Electron Devices, vol. 41, p. 403, 1994.
S. Ogura, P. J. Tsang, W. W. Walker, D. L. Critchklow, and J. F. Shepard, “Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor,” IEEE J. Solid-State Circuits, vol. SC-15, p. 424, 1980.
A. Raychaudhuri, J. Kolk, M. J. Deen, and M. I. H. King, “A simple method to extract the asymmetry in parasitic source and drain resistances from measurements on a MOS device,” IEEE Trans. Electron Dev., vol. 42, p. 1388, 1995.
A. Ortiz-Conde, J. J. Liou, W. Wong, and F. J. García Sánchez, “A simple method to extract the difference of the drain and source series resistances in MOSFETs,” Electron. Lett., vol. 30, p. 1013, 1994.
A. Ortiz-Conde, F. J. García Sánchez and J. J. Liou, “An improved method for extracting the difference between the drain and source resistances in MOSFETs,” Solid-St. Electron., vol. 39, p. 419, 1996.
A. Ortiz-Conde, J. J. Liou, R. Narayanan and F. J. García Sánchez, “Determination of physical mechanism contributing to the difference between drain and source resistances in short-channel MOSFETs,” Solid-St. Electron., vol. 39, p. 211, 1996.
D. K. Schroeder, Semiconductor Material and Device Characterization, Wiley, New York, 1990.
J. Ida, A. Kita, and F. Ichikawa, “A new extraction method for effective channel length on lightly doped drain MOSFET’s,” Proc. IEEE Int. Conf. on Microelectronic Test Structures, vol. 3, p. 117, 1990.
Z. Latif, A. Ortiz-Conde, J. J. Liou, F. J. Garcia Sanchez, W. Wong, and Y. G. Chen, “Analysis of the validity of methods for extracting the effective channel length of short-channel LDD MOSFETs,” Solid-St. Electron., vol. 39, p. 1093, 1996.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1998 Springer Science+Business Media New York
About this chapter
Cite this chapter
Liou, J.J., Ortiz-Conde, A., Garcia-Sanchez, F. (1998). Parameter extraction of lightly-doped drain (LDD) MOSFETs. In: Analysis and Design of Mosfets. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-5415-8_6
Download citation
DOI: https://doi.org/10.1007/978-1-4615-5415-8_6
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-7473-2
Online ISBN: 978-1-4615-5415-8
eBook Packages: Springer Book Archive