A number of different data types can be expressed using the VHDL language. A designer must understand which data types are supported by behavioral synthesis and how those data types are translated into a gate-level netlist.
KeywordsAsynchronous Transfer Mode Conversion Function Index Expression Synthesis Tool Abstract Type
Unable to display preview. Download preview PDF.