Abstract
In VHDL, the term subprogram refers to a function or a procedure. Subprograms can be used in behavioral descriptions to partition the functionality of a design into more manageable, easy-to-understand sections, without hierarchically partitioning the design. This is particularly important for behavioral design, since hierarchical partitioning will likely restrict architectural exploration.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 1999 Springer Science+Business Media New York
About this chapter
Cite this chapter
Elliott, J.P. (1999). Functions, Procedures and Packages. In: Understanding Behavioral Synthesis. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-5059-4_10
Download citation
DOI: https://doi.org/10.1007/978-1-4615-5059-4_10
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-7300-1
Online ISBN: 978-1-4615-5059-4
eBook Packages: Springer Book Archive