Abstract
Field-programmable gate arrays (FPGAs) are large, fast integrated circuits — that can be modified, or configured, almost at any point by the end user. Within the domain of configurable computing we distinguish between two modes of configurability: static—where the configurable processor’ s configuration string is loaded once at the outset, after which it does not change during execution of the task at hand, and dynamic— where the processor’ s configuration may change at any moment. This chapter describes six applications in the domain of configurable computing, considering both static and dynamic systems, including: SPYDER (a reconfigurable processor development system), RENCO (a reconfigurable network computer), an FPGA-based backpropagation neural network, Firefly (an evolving machine), BioWatch (a self- repairing watch), and FAST (a neural network with a flexible, adaptable-size topology). Moreover, we argue that the rise of configurable computing requires a fundamental change in the engineering curriculum, toward which end we present the LABOMAT board, developed for use by students in hardware design courses. While static configurability mainly aims at attaining the classical computing goal of improving performance, dynamic configurability might bring about an entirely new breed of hardware devices — ones that are able to adapt within dynamic environments.1
Article Footnote
This chapter is based in part on the paper: E. Sanchez, M. Sipper, J.-O. Haenni, J.-L. Beauchant, A. Staffer, and A. Perez-Uribe, “Static and dynamic system”, IEEE Transaction on Computers, 1999 (to appear). This work was supported in part by Grant 2000–049349..96 from the swiss National Science Foundation and by grant from the werner Steiger Foundation.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Alpaydin A. E.: Neural Models of Incremental Supervised and Unsupervised Learning. PhD thesis, Swiss Federal Institute of Technology, Lausanne, 1990. Thesis no. 863.
Altera Corporation: EPF10K130 Embedded Programmable Logic Device. April 1997.
Arnold J. M, Buell D. A., and Davis E. G.: Splash 2. In Proceedings of the 4th Annual ACM Symposium on Parallel Algorithms and Architectures, 1992, pages 316–322.
Bade S. L. and Hutchings B. L.: FPGA-based stochastic neural networks-implementation. In Buell, D. A. and Pocek, K. L., Editors, IEEE Workshop on FPGAs for Custom Computing Machines, pages 189–198, Los Alamitos, CA, April 1994. IEEE Computer Society Press.
Berlekamp E. R., Conway J. H., and Guy, R. K.: Winning Ways for your Mathematical Plays, volume 2, chapter 25, pages 817–850. Academic Press, New York, 1982.
Berlin R., Roncin D., and Vuillemin J.: Introduction to programmable active memories. Technical Report 3, DEC Paris Research Laboratory, June 1989.
Carpenter G. and Grossberg S.; The ART of Adaptive Pattern Recognition by a self-organizing neural network. IEEE Computer, 1988, pages 77–88.
G. de Micheli and Gupta R. K.: Hardware/Software co-design. Proceedings of the IEEE, 85(3): 349–365, March 1997.
DeHon A.: Architectures for general-purpose computing. Technical Report A.I. Technical Report No. 1586, Artificial Intelligence Laboratory, MIT, October 1996.
Diaz D. B. and Quesada J. G.: Learning algorithm with Gaussian membership function for fuzzy RBF neural networks. In From Natural to Artificial Neural Computation, pages 527–534. Springer Verlag, 1995.
Eldredge J. G. and Hutchings B. L.: Density enhancement of a neural network using FPGAs and run-time reconfiguration. In IEEE Workshop on FPGA s for Custom Computing Machines, April 1994.
Fiesler E.: Comparative bibliography of ontogenic neural networks. In Marinaro M. and Morasso P. G., Editors, Proceedings of the International Conference on Artificial Neural Networks (ICANN’ 94), volume 1, pages 793–796, London, U.K., 1994. Springer-Verlag.
Fogel D.B.: Evolutionary Computation: Toward a New Philosophy of Machine Intelligence. IEEE Press, Piscataway, NJ, 1995.
Fritzke B.: Growing cell structures — a self-organizing network for unsupervised and supervised learning. Neural Networks, 7(9): 1441–1460, 1994.
Fritzke B.: Unsupervised ontogenic networks. In Handbook of Neural Computation, pages C2.4:l-C2.4:16. Institute of Physics Publishing and Oxford University Press, 1997.
Goeke M., Sipper M., Mange D., Stauffer A., Sanchez E., and Tomassini M.: Online autonomous evolware. In Higuchi T., Iwata M., and Liu W., Editors, Proceedings of the First International Conference on Evolvable Systems: From Biology to Hardware (ICES96), volume 1259 of Lecture Notes in Computer Science, pages 96–106. Springer-Verlag, Heidelberg, 1997.
Habib S., Editor. Microprogramming and Firmware Engineering Methods.Van Nostrand, New York, 1988.
Hertz J., Krogh A., Lautrup B., and Lehmann T.: Non-linear back-propagation: Doing back-propagation without derivatives of the activation function. IEEE Transactions on Neural Networks, 8(6): 1321–1327, November 1997.
Hertz J., Krogh A., and Palmer R. G.: Introduction to the Theory of Neural Computation. Addison-Wesley Publishing Company, Redwood City, CA, 1991.
Hortensius P. D., McLeod R. D., and Card H. C: Parallel random number generation for VLSI systems using cellular automata. IEEE Transactions on Computers, 38(10): 1466–1473, October 1989a.
Hortensius P. D., McLeod R. D., Pries W., Miller D. M., and Card H. C: Cellular automata-based pseudorandom number generators for built-in self-test. IEEE Transactions on Computer-Aided Design, 8(8): 842–859, October 1989b.
I-CUBE: I-CUBE. The FPID Family Data Sheet. I-CUBE Inc, 2.0 edition, May 1994.
Ienne P.: Digital connectionist hardware: Current problems and futurechallenges. In Mira J., Moreno-Diaz R., and Cabestany, J., Editors, Biological and Artificial Computation: From Neuroscience to Technology, pages 688–713. Springer, 1997.
Iseli, C.: Spyder: A Reconfigurable Processor Development System. PhD thesis, Computer Science Department, Swiss Federal Institute of Technology, Lausanne, 1996, Thesis no. 1476.
Iseli C. and Sanchez E.: Spyder: A SURE (SU perscalar and RE configurable) processor. The Journal of Supercomputing, 9(3): 231–252, 1995.
Iseli C. and Sanchez E.: Spyder: Un processeur reconfigurable realise a l’ aide de circuits FPGA. Calculateurs Paralleles, 9(1): 29–43,1997.
Ishikawa M.: Structural learning with forgetting. Neural Networks, 9(3): 509–521, 1996.
Kollmann K., Riemschneider, K. R., and Zeidler H. C: On-chip backpropagation training using parallel stochastic bit streams. In Proceedings of MicroNeuro’ 96, pages 149–156. IEEE Computer Society Press, 1996.
Koza J. R.: Genetic Programming: On the Programming of Computers by Means of Natural Selection. The MIT Press, Cambridge, Massachusetts, 1992.
Littmann E. and Ritter H.: Adaptive Color Segmentation — A comparison of neural and statistical methods. In IEEE Transactions on Neural Networks, pages 175–185, January 1997.
Mange D., Sanchez E., Stauffer A., Tempesti G., Marchai P., and Piguet C: Embryonics: A new methodology for designing field-programmable gate arrays with self-repair and self-replicating properties. IEEE Transactions on VLSI Systems, 6(3): 387–399, September 1998.
Mange D. and Tomassini M., Editors: Bio-Inspired Computing Machines: Toward Novel Computational Architectures. Presses Polytechniques et Universitaires Romandes, Lausanne, Switzerland, 1998.
Michalewicz Z.: Genetic Algorithms + Data Structures = Evolution Programs. Springer-Verlag, Heidelberg, third edition, 1996.
Moreno J. M.: VLSI Architectures for Evolutive Neural Models. PhD thesis, Universitat Politecnica de Catalunya, Barcelona, 1994.
Mosanya E., Goeke M., Linder J., Perrier J.-Y., Rampogna F., and Sanchez E.: A platform for co-design and co-synthesis based on FPGA. In Proceedings of the Seventh IEEE International Workshop on Rapid System Prototyping, pages 11–16,June 1996.
Motorola: Quad Integrated Communications Controller. Motorola, 1993.
Ohta Y.-L: Knowledge-Based Interpretation of Outdoor Natural Color Scenes. Pitman Advanced Publishing Program, 1985.
Ohta Y.-L, Kanade T., and Sakai T.: Color information for region segmentation. In Comp. Graphics Image Processing, volume 13, pages 224–241, 1990.
Perez-Uribe A.: Artificial neural networks: Algorithms and hardware implementation. In Mange D. and Tomassini M., Editors, Bio-Inspired Computing Machines: Toward Novel Computational Architectures, pages 289–316. Presses Polytechniques et Universitaires Romandes, Lausanne, Switzerland, 1998.
Perez-Uribe A. and Sanchez E.: (1996a). The FAST architecture: A neural network with flexible adaptable-size topology. In Proceedings of the Fifth International Conference on Microelectronics for Neural Networks and Fuzzy Systems, pages 337–340, Lausanne, Switzerland, 1996a.
Perez-Uribe A. and Sanchez E.: FPGA implementation of an adaptable-size neural network. In C. von der Malsburg, W. von Seelen, Vorbruggen J. C, and Sendhoff B., Editors, Proceedings of the International Conference on Artificial Neural Networks (ICANN96), volume 1112 of Lecture Notes in Computer Science, pages 383–388. Springer-Verlag, Heidelberg, 1996b.
Perez-Uribe A. and Sanchez E.: Implementation of neural constructivism with programmable hardware. In Proceedings of the International Symposium on Neuro-Fuzzy Systems, AT96, pages 47–54. IEEE Press, 1996c.
Prechelt L.: Proben1 — a set of neural network benchmark problems and benchmarking rules. Technical Report 21/94, Fakultat fur Informatik, University of Karlsruhe, 76128 Karlsruhe, Germany, 1994.
Prechelt L.: Adaptative parameter pruning in neural networks. Technical Report 95–009, International Computer Science Institute, Berkeley, CA, March 1995.
Rau B. R. and Fisher J. A.: Instruction-level parallelism: History, overview, and perspectives. In Rau B. R. and Fisher J. A., Editors, Instruction-Level Parallelism, pages 9–50. Kluwer Academic Publishers, Boston, 1993.
Reed R.: Pruning algorithms — a survey. IEEE Transactions on Neural Networks, 4(5): 740–747, September 1993.
Report M.: Motorola core+ chip merges CPU with FPGA. Microprocessor Report, 12(2): 10, 1998.
Riedmiller M.: Rprop — description and implementation details. Technical report, Institut fur Logik, Komplexitat und Deduktionssysteme, University of Karlsruhe, 76128 Karlsruhe, Germany, January 1994.
Rojas R.: Neural Networks: A Systematic Introduction. Springer-Verlag, Berlin, 1996.
Sakaue S., Kodha T., Yamamoto H., Maruno S., and Shimeki Y.: Reduction of required precision bits for back-propagation applied to pattern recognition. IEEE Transactions on Neural Networks, 4(2): 270–275, March 1993.
Salcic Z. and Smailagic A.: Digital System Design and Prototyping Using Field Programmable Logic. Kluwer Academic Publishers, Boston, March 1993.
Sanchez E., Sipper M., Haenni J.-O., Beuchat J.-L., Stauffer A., and Perez-Uribe A.: (1999). Static and dynamic configurable systems. IEEE Transaction on Computers. (to appear), 1999.
Sanchez, E. and Tomassini, M., Editors: Towards Evolvable Hardware, volume 1062 of Lecture Notes in Computer Science. Springer-Verlag, Heidelberg, 1996.
Sipper M.: Evolution of Parallel Cellular Machines: The Cellular Programming Approach. Springer-Verlag, Heidelberg, 1997a.
Sipper M.: The evolution of parallel cellular machines: Toward evolware. BioSystems, 42:29–43, 1997b.
Sipper M., Goeke M., Mange D., Stauffer A., Sanchez E., and Tomassini M.: The firefly machine: Online evolware. In Proceedings of 1997 IEEE International Conference on Evolutionary Computation (ICEC’ 97), pages 181–186, 1997a.
Sipper M., Mange D., and Perez-Uribe A., editors: Proceedings of The Second International Conference on Evolvable Systems: From Biology to Hardware (ICES98), volume 1478 of Lecture Notes in Computer Science. Springer-Verlag, Heidelberg, 1998.
Sipper M., Sanchez E., Mange D., Tomassini M., Perez-Uribe A., and Stauffer A.: A phylogenetic, ontogenetic, and epigenetic view of bio-inspired hardware systems. IEEE Transactions on Evolutionary Computation, 1(1): 83–97, April 1997b.
Slater M.: The many faces of network computers. Microprocessor Report, 10(16): 3, 1996.
Smith M. J. S.: Application-Specific Integrated Circuits. Addison Wesley, Reading, MA, 1997.
Thompson A.: Silicon evolution. In Koza, J. R., Goldberg D. E., Fogel D. B., and Riolo R. L., Editors, Genetic Programming 1996: Proceedings of the First Annual Conference, pages 444–452, Cambridge, MA, 1996. The MIT Press.
Thompson A.: An evolved circuit, intrinsic in silicon, entwined with physics. In Higuchi T., Iwata M., and Liu W., Editors, Proceedings of the First International Conference on Evolvable Systems: From Biology to Hardware (ICES96), volume 1259 of Lecture Notes in Computer Science, pages 390–405. Springer-Verlag, Heidelberg, 1997.
Thompson A., Harvey I., and Husbands P.: Unconstrained evolution and hard consequences. In Sanchez E. and Tomassini M., Editors, Towards Evolvable Hardware, volume 1062 of Lecture Notes in Computer Science, pages 136–165. Springer-Verlag, Heidelberg, 1996.
Trimberger S. M., Editor: Field-Programmable Gate Array Technology. Kluwer Academic Publishers, Boston, 1994.
Villasenor J. and Mangione-Smith W. H.: Configurable computing. Scientific American, 276(6): 54–59, June 1997.
Weaver D. L. and Germond T., Editors: The SPARC Architecture Manual. Prentice Hall, Englewood Cliffs, 1994.
Widrow B. and Lehr M. A.: 30 years of adaptative neural networks: Perceptron, madaline and backpropagation. Proc. IEEE, 78(9): 1415–1442, September 1990.
Wolfram S.: Cellular Automata and Complexity. Addison-Wesley, Reading, MA, 1994.
Xilinx: The XC4000 Data Book. Xilinx, San Jose, 1991.
Zell A., Marnier G., Vogt M., Mache N., Hibner R., Doring S., Herrmann, K.-U., Soyez T., Schmalzl M., Sommer T., Hatzigeorgiou A., Posselt D., Schreiner T., Kett B., Clemente G., and Wieland J. (1995). SNNS, user manual, version 4.1. Technical Report 6/95, Institute for Parallel and Distributed High Performance Systems, University of Stuttgart. ftp://ftp.informatik.uni-stuttgart.de/pub/SNNS.
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Sipper, M., Sanchez, E., Haenni, J.O., Beuchat, JL., Stauffer, A., Perez-Uribe, A. (2000). From Configurable Circuits to Bio-Inspired Systems. In: Teodorescu, HN., Mlynek, D., Kandel, A., Zimmermann, HJ. (eds) Intelligent Systems and Interfaces. International Series in Intelligent Technologies, vol 15. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-4401-2_4
Download citation
DOI: https://doi.org/10.1007/978-1-4615-4401-2_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6980-6
Online ISBN: 978-1-4615-4401-2
eBook Packages: Springer Book Archive