Skip to main content

Part of the book series: The Springer International Series in Engineering and Computer Science ((SECS,volume 490))

  • 254 Accesses

Abstract

Before an integrated circuit can be manufactured a layout must be created. It is used to create the masks for the different fabrication steps. A proper layout is essential for a well-performing circuit. The chip area can be minimized by a carefully planned layout. Device properties such as matching, noise and high-frequency performance also rely on good layout.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 179.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, third edition, Wiley,1993

    Google Scholar 

  2. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits,Cambridge University Press, 1998

    Google Scholar 

  3. K. T. Christensen and A. Jørgensen, ‘Easy Simulation and Design of On-Chip Inductors in Standard CMOS Processes’, Proc. IEEE International Symposium on Circuits and Systems,pp. 360–364, vol.IV, 1998

    Google Scholar 

  4. C. P. Yue and S. S. Wong, ‘On-Chip Spiral inductors with Patterned Ground Shields for Si-based RF IC’s’, IEEE Journal of Solid-State Circuits,vol. 33, no. 5, pp. 743–752, May 1998

    Article  Google Scholar 

  5. C. P. Yue, C. Ryu, J. Lau, T. H. Lee and S. S. Wong, ‘A Physical Model for Planar Spiral Inductors on Silicon’, Proc. IEEE International Electron Devices Meeting,pp. 155–158, 1996

    Google Scholar 

  6. J. R. Long and M. A. Copeland, ‘The Modeling, Characterization, and Design of Monolithic Inductors for Silicon RF IC’s’, IEEE Journal of Solid-State Circuits,vol. 32, no. 3, pp. 357–369, March 1997

    Article  Google Scholar 

  7. H. M. Greenhouse, ‘Design of Planar Rectangular Microelectronic Inductors’, IEEE Trans. on Parts, Hybrids and Packaging,vol. PHP-10, no. 2, pp. 101–109, June 1974

    Article  Google Scholar 

  8. S. R. Vemuru, ‘Layout Comparison of MOSFETs with Large W/L Ratios’, Electronic Letters,vol. 28, no. 25, pp. 2327–2329, Dec. 1992

    Google Scholar 

  9. M. Ismail and T. Fiez (Editors), Analog VLSI-Signal and Information Processing,McGraw-Hill, 1994

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer Science+Business Media New York

About this chapter

Cite this chapter

Sjöland, H. (1999). Layout Aspects. In: Highly Linear Integrated Wideband Amplifiers. The Springer International Series in Engineering and Computer Science, vol 490. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-4056-4_10

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-4056-4_10

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-6816-8

  • Online ISBN: 978-1-4615-4056-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics