(Junction) Charge-Coupled Device Technology for Artificial Neural Networks

  • J. Hoekstra
Part of the The Springer International Series in Engineering and Computer Science book series (SECS, volume 122)


In this chapter the use of charge-coupled device technologies for the implementation of artificial neural networks (ANNs) is discussed and the design principles for these networks with junction charge-coupled devices are described. The implementation of neural networks with junction charge-coupled devices is illustrated by a simple test chip1, on which a McCulloch-Pitts neuron is fabricated and successfully tested at a clock frequency of 40 MHz.


Artificial Neural Network Delay Line Clock Period Artificial Neuron Hopfield Network 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    Agranat, A., Yariv, A., ‘Semiparallel Microelectronic Implementation of Neural Network Models Using CCD Technology’, Electronics Letters, Vol 23, pp 580–581, 1987.CrossRefGoogle Scholar
  2. [2]
    Alkon, D. L., ‘Memory Storage and Neural Systems’, Scientific American, pp 26–34, 1989.Google Scholar
  3. [3]
    Allen, R.A., et al., ‘Charge-Coupled Devices in Signal Processing Systems, Vol V, Final Report, U.S. Navy Contract no N0014-74-C0068, 1979.Google Scholar
  4. [4]
    Beynon, J.D.E., and Lamb, D.R., Charge-Coupled Devices and their Applications, (London: McGraw-Hill), 1980.Google Scholar
  5. [5]
    Chiang, A., Mountain, R., Reinold, J., LaFranchise, J., Lincoln, G., ‘A Programmable CCD Signal Processor’, IEEE International Solid-State Circuits Conference, ISSCC 90, pp 146–148, 1990.CrossRefGoogle Scholar
  6. [6]
    Esser, L.J.M., ‘Charge Coupled Devices: Physics, Technology and Applications’, proceedings of the “International Workshop on the Physics of Semiconductor Devices” ed. SC Jain and S Radhakrishna (New Delhi: Wiley Eastern Limited).Google Scholar
  7. [7]
    Esser, L.J.M., and Sangster, F.L.J., ‘Charge Transfer Devices’, in Handbook on Semiconductors, vol4. Device Physics, ed. Hilsum, C. (Amsterdam: North-Holland), 1981.Google Scholar
  8. [8]
    Goser, K., Hilleringmann, U., Rueckert, U., and Schumacher, K., ‘VLSI Technologies for Artificial Neural Networks’, IEEE MICRO, December 1989, pp 28–44.Google Scholar
  9. [9]
    Grossberg, S., ‘Nonlinear Neural Networks: Principles, Mechanisms, and Architectures’, Neural Networks, Vol 1, pp 16–61, 1988.CrossRefGoogle Scholar
  10. [10]
    Hoekstra, J., ‘Simple JCCD Logic at 20 MHz’, Electronics Letters, Vol. 23,246, 1987CrossRefGoogle Scholar
  11. [11]
    Hoekstra, J., ‘Junction Charge-Coupled Devices for Bit-Level Systolic Arrays, IEE Proc. Vol 134, Pt. G., pp 194–198, 1987.Google Scholar
  12. [12]
    Hoekstra, J., Some Models and Implementations of Digital Logic Functions Using Junction Charge-Coupled Devices, PhD-thesis, Delft University of Technology, 1988.Google Scholar
  13. [13]
    Hopfield, J. J., ‘Neural Networks and Physical Systems with Emergent Collective Computational Abilities’, Proc. Natl. Acad. Sci. USA, Vol 79, pp 2554–2558, 1982.MathSciNetCrossRefGoogle Scholar
  14. [14]
    Howes, M.J. and Morgan, D.V., Charge-Coupled Devices and Systems, (Chicester: Wiley), 1979.Google Scholar
  15. [15]
    Kerkhoff, H.G., and Tervoert, M.L, ‘Multiple-valued Logic Charge-Coupled Devices’, IEEE Trans. on Computers, Vol C-30, pp 644–652, 1981.CrossRefGoogle Scholar
  16. [16]
    Kleefstra, M., “A Simple Analysis of CCDs Driven by pn Junctions’, Solid State Electronics, Vol. 21, pp 1005–1011, 1978.CrossRefGoogle Scholar
  17. [17]
    Kosonocky, W.F., and Carnes, J.E., ‘Charge-Coupled Digital Circuits’, IEEE Journal of Solid-State Circuits, Vol SC-6, pp314–322, 1971.CrossRefGoogle Scholar
  18. [18]
    Leonard, J., Holtz, M., ‘System applications Part IV Of the DARPA Neural Network Study’, Fairfax: AFCEA International Press, 1988.Google Scholar
  19. [19]
    Murre, J.M.J., Phaf, R.H., Wolters, G., ‘CALM Networks: A modular Approach to supervised and unsupervised Learning’, IEEE-INNS Proceedings of the IJCNN, Washington DC, pp 649–656, June 1989.Google Scholar
  20. [20]
    Minsky, L. M., Computation: finite and infinite machines, (London: Prentice-Hall).Google Scholar
  21. [21]
    May, E.P., van der Klauw, C.L.M., Kleefstra, M., and Wolsheimer, E.A., ‘Junction Charge Coupled Logic (JCCL)’, IEEE Journal of Solid-State Circuits, 1983, Vol. SC-18, pp 767–772.CrossRefGoogle Scholar
  22. [22]
    Montagne, A.J.M., Kleefstra, M., ‘A straightforward Parallel-In, Serial-Out Filter with a Junction Charge-Coupled Device and an Integrated Clock Driver, IEEE Journal of Solid-State Circuits, Vol. 24, 1989, pp 835–839.CrossRefGoogle Scholar
  23. [23]
    Montgomery, J.H., and Gamble, H.S., ‘Basic CCD Logic Gates’, The Radio and Electronic Engineer, Vol. 50, pp 258–268, 1980.CrossRefGoogle Scholar
  24. [24]
    Psaltis, D., Sage, J., ‘Advanced implementation Technology, Part IV of the DARPA Neural Network Study’, Fairfax: AFCEA International Press, 1988.Google Scholar
  25. [25]
    Rumelhart, D. E. and McClelland, J. L., Parallel Distributed Processing, Vol. 1: Foundations, MIT-press, Cambridge, Massachusetts, 3rd edition, 1986.Google Scholar
  26. [26]
    Sage, J.P., Thompson, K., Withers, R.S., ‘An Artificial Neural Network Integrated Circuit Based on MNOS/CCD Principles’, AIP Conf. Proc. 151,381, 1986.CrossRefGoogle Scholar
  27. [27]
    Sequin, C.H.S. and Tompsett, M.F., ‘Charge Transfer Devices’, in Advances in Electronics and Electron Physics, Supplement B, (New York: Academic Press), 1975.Google Scholar
  28. [28]
    Sutton, R. S.,‘Learning by the Methods of Temporal Differences’, Machine Learning 3: 9–44, 1988.Google Scholar
  29. [29]
    Waibel, A., et. al., ‘Phoneme Recognition Using Time-Delay Neural Networks’, IEEE Trans. on Acoust. Speech, and Signal Processing, Vol 37, pp328–339, 1989.CrossRefGoogle Scholar
  30. [30]
    Wolsheimer, E. A., ‘Optimization of Potential in Junction Charge-Coupled Devices’, IEEE Trans. on Electron Devices, Vol. ED-28, pp 811–818, 1981.CrossRefGoogle Scholar
  31. [31]
    Zimmerman, TA., Allen, R.A., Jacobs, R.W., ‘Digital Charge-Coupled Logic (DCCL)’, IEEE Journal of Solid-State Circuits, Vol SC-21, pp 472–485, 1977.Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 1991

Authors and Affiliations

  • J. Hoekstra

There are no affiliations available

Personalised recommendations