Logic Block Architecture
Chapter 2 described many of the commercial FPGA architectures, but provided little comment on the relative merits of each. This chapter focuses on the design of one aspect of FPGA architecture, namely the architecture of the logic blocks. We discuss the effect of the logic block design on both the total chip area needed in an FPGA to implement a given amount of logic, and the speed performance of an FPGA. The results of several studies on this topic are compared and contrasted, using a consistent notation and style of presentation.
KeywordsLookup Table Total Delay Logic Block NAND Gate Benchmark Circuit
Unable to display preview. Download preview PDF.