Many different ways of structuring VHDL modeling are available to the designer. Even if, at the end of the elaboration process of the design hierarchy, all the VHDL hierarchy is translated into a set of nested blocks by the compiler, source code structuring will lead to the important properties of the description.
KeywordsBlock Statement Wait Statement Configuration Mechanism Equivalent Process Design Entity
Unable to display preview. Download preview PDF.