Skip to main content
SpringerLink
Log in

Oversampled A-to-D and D-to-A Converters

  • Chapter
Analog Interfaces for Digital Signal Processing Systems

Part of the book series: The Springer International Series In Engineering And Computer Science ((SECS,volume 225))

  • 193 Accesses

Abstract

Digital signal processors convert digital input signals into digital output signals. But since most real-life signals have an analog nature, analog-to-digital and digital-to-analog converters are necessary to interface between a DSP and the outside world. In practice, these converters are the bottle necks of the over-all system: the analog-to-digital conversion rate limits the signal bandwidth while the word length determines the signal- to-noise ratio. Both the analog-to-digital and digital-to-analog converters introduce analog component noise that degrades the signal quality. In high-performance data acquisition systems, the data converters are therefore the critical building blocks.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R. VAN DE PLASSCHE, P. BALTUS: “An 8b Folding ADC”—IEEE 1988 ISSCC Digest of Techn. papers pp. 222–223

    Google Scholar 

  2. T. WAKIMOTO et al: “Si Bipolar 2Gs/s 6b Flash A/D Conversion LSI”—IEEE 1988 ISSCC Digest of Techn. papers pp. 232–233

    Google Scholar 

  3. R. J. VAN DE PLASSCHE et al: “An 8-bit 100 MHz Full Nyquist Analog-to-Digital Converter”—IEEE J. Solid-State Circuits vol. SC-23 no.6, Dec. 1988 pp. 1334–1339

    Article  Google Scholar 

  4. V. E. GARUTS et al: “A Dual 4-bit 2 Gs/s Full Nyquist Analog-to-Digital Converter Using a 70-ps Silicon bipolar Technology with Borosenic-Poly Process and Coupling-Base Implant”—IEEE J. Solid-State Circuits vol. SC-24 no.2, april 1989 pp. 216–222

    Article  Google Scholar 

  5. D. DANIEL et al: “A Silicon Bipolar 4-bit 1 Gsample/sec. Full Nyquist A/D Converter”—IEEE J. Solid-State Circuits vol. SC-23 no.3, June 1989 pp. 742–749

    Google Scholar 

  6. J. DOERENBERG, D. A. HODGES: “A 10-bit 5Msample/sec CMOS 2-Step Flash ADC”—Proc. IEEE CICC 1988 pp. 18.6.1–4

    Google Scholar 

  7. N. FUKUSHIMA et al: “A CMOS 40 MHz 8b 105 mW Two-Step ADC”—IEEE 1989 ISSCC Digest ofTechn. papers pp. 14–15

    Google Scholar 

  8. T. MATSURA et al: “An 8b 20 MHz CMOS Half-Flash A/D Converter”—IEEE 1988 ISSCC Digest ofTechn. papers pp. 220–221

    Google Scholar 

  9. A. CREMONESCI et al: “An 8-bit Two-Step Flash A/D Converter for Video Applications”—Proc. IEEE CICC 1989 pp. 6.3.1–4.

    Google Scholar 

  10. J. DOERNBERG, P. R. GRAY, D. A. HODGES: “A 10-bit 5-Msample/sec. CMOS Two-step Flash ADC”—IEEE J. Solid-State Circuits vol. SC-24 no.2, april 1989 pp. 241–249

    Article  Google Scholar 

  11. D. A. KERTH et al: “A 12-bit lMsample/sec. Two-Step Flash ADC”—IEEE J. Solid-State Circuits vol. SC-24 no.2, april 1989 pp. 250–255

    Article  Google Scholar 

  12. T. SHIMIZU et al: “A 10b 20 MHz Two-step Parallel ADC with internal S/H”-IEEE 1988 ISSCC Digest of Techn. papers pp. 224–225

    Google Scholar 

  13. BANG-SUP SONG, M. F. TOMPSETT: “A 12b 1 MHz Capacitor Error Averaging Pipelined A/D Converter”—IEEE 1988 ISSCC Digest of Techn. papers pp. 226–227

    Google Scholar 

  14. S. SUTARJA et al: “A 250 ks/s 13b Pipelined A/D Converter”—IEEE 1988 ISSCC Digest ofTechn. papers pp. 228–229

    Google Scholar 

  15. J.-G. CHERN, A. A. ABIDI: “An 11 bit, 50 kSample/s CMOS A/D Converter Cell Using a Multislope Integration technique”—Proc. IEEE CICC 1989 pp. 6.2.1–4.

    Google Scholar 

  16. F. THOMAS et al: “1-GHz GaAs ADC Building Blocks”—IEEE J. Solid-State Circuits vol. SC-24 no.2, april 1989 pp. 223–228

    Article  Google Scholar 

  17. S. CHIN et al: “A Multistep ADC Family with Efficient Architecture”—IEEE 1989 ISSCC Digest of Techn. papers pp. 16–17

    Google Scholar 

  18. H. ONODERA: “A Cyclic A/D Converter that does not Require Ratio-Matched Components”—IEEE J. Solid-State Circuits vol. SC-23 no. 1, Febr. 1988 pp. 152–158

    Article  Google Scholar 

  19. M. YOTSUYANAGI et al: “A 12 bit 5μsec CMOS Recursive ADC with 25 mW Power Consumption”—Proc. IEEE CICC 1989 pp. 6.4.1–4.

    Google Scholar 

  20. D. G. NAIRN, C. A. T. SALAMA: “Ratio-Independent Current Mode Algorithmic Analog-to-Digital Converters”—Proc. ISCAS 1989 pp. 250–253

    Google Scholar 

  21. S. OGAWA et al: “A Buffer-Based Algorithmic Analog-to-Digital Converter”-Proc. ISCAS 1989 pp. 276–279

    Google Scholar 

  22. J. FERNANDES et al: “A 14b 10μs Subranging A/D Converter with S/H”-IEEE 1988 ISSCC Digest of Techn. papers pp. 230–231

    Google Scholar 

  23. S. RAMET: “A 13 bit, 160 kHz Differential Analog to Digital Converter”—IEEE 1989 ISSCC Digest of Techn. papers pp. 20–21

    Google Scholar 

  24. F. DE JAGER: “Delta modulation, a method of PCM transmission using 1-unit code”—Philips Res. Rep, vol. 7, Nov. 1952, pp. 442–448

    Google Scholar 

  25. J. C. CANDY: “A use of Limit Cycle Oscillations to obtain robust analog-to-digital Converters”—IEEE Trans. Commun, vol. COM-22 pp. 298–305, March 1974

    Article  Google Scholar 

  26. R. J. VAN DE PLASSCHE: “A Sigma-Delta Modulator as an A/D Converter”-IEEE Trans, on Circuits and Systems vol. CAS-25 no.7, pp. 510–514, July 1978

    Article  Google Scholar 

  27. S.A. TRETTER: “Introduction to Discrete-Time Signal Processing”—Wiley and Sons, New York, 1976

    Google Scholar 

  28. R. E. CROCHIERE, L. R. RABINER: “Interpolation and Decimation of Digital Signals—A Tutorial Review”—Proc. of the IEEE vol. 69, no.3, pp. 300–331, March 1981

    Article  Google Scholar 

  29. B. BOSER and B. WOOLEY: “The design of Sigma-Delta modulation analog-to-digital Converters”—IEEE J. Solid-State Circuits vol. SC-23, Dec 1988, pp. 1298–1308

    Article  Google Scholar 

  30. E. C. DIJKMANS et al: “Sigma-Delta versus Binary weighted AD/DA conversion, what is the most promising?”—Proc. ESSCIRC 1989 pp. 35–63

    Google Scholar 

  31. B. P. AGRAWAL, K. SHENOI: “Design methodology for Sigma-Delta modulators”—IEEE Trans. Commun, vol COM-31 pp. 360–370, March 1983

    Article  Google Scholar 

  32. J. C. CANDY: “A Use of Double Integration in Sigma-Delta Modulation”-IEEE Trans. Commun, vol. COM-33 pp.249–258, March 1985

    Article  Google Scholar 

  33. J. C. CANDY, AN-NI HUYNH: “Double Interpolation for D/A”, IEEE Trans. Commun, vol. COM-34 pp.77–87. Jan. 1986

    Article  Google Scholar 

  34. J. C. CANDY: “Decimation for Sigma-Delta modulation”—IEEE Trans. Commun, vol. COM-34 pp.72–76, Jan. 1986

    Article  Google Scholar 

  35. E. DIJKSTRA et al: “Wave Digital Decimation Filters in Oversampled A/D Converters”—Proc. ISCAS 1988 pp. 2327–2330

    Google Scholar 

  36. E. DIJKSTRA, M. DEGRAUWE et al: “A design methodology for decimating filters in Sigma-Delta A/C converters”—Proc. ISCAS 1987 pp. 479–482

    Google Scholar 

  37. E. F. STIKVOORT: “Some remarks on the stability and performance of the noise shaper or Sigma-Delta modulator”—IEEE Trans. Commun, vol. COM-36 pp. 1157–1162, Oct. 1988

    Article  Google Scholar 

  38. A. GELBE, W. VANDER VELDE: “Multiple-Input Describing Functions and Nonlinear System Design”—McGraw-Hill, NY, 1968

    Google Scholar 

  39. S. R. ARDALAN, J. J. PAULOS: “An Analysis of Nonlinear Behaviour in Sigma-Delta Modulators”—IEEE Trans. Circuits and Systems vol. CAS-34, pp.593–603, June 1987

    Article  Google Scholar 

  40. P. VANDELOO, H. VANDENDOOREN: “Studie en Ontwerp van een 12 bit Sigma-Delta modulator”—Thesis K.U.Leuven, 1989

    Google Scholar 

  41. J. C. CANDY and O. J. BENJAMIN: “The structure of Quantisation noise from Sigma-Delta modulation”—IEEE Trans. Commun, vol. COM-29 pp. 1316–1323, Sept. 1981

    Article  Google Scholar 

  42. V. FRIEDMAN: “The Structure of the Limit Cycles in Sigma-Delta Modulation” — IEEE Trans. Commun, vol. SC-36, No.8, Aug. 1988 pp. 972–979

    Article  Google Scholar 

  43. B. BOSER, B. WOOLEY: “Quantisation error Spectrum of Sigma-Delta modulators”—Proc. ISCAS 1988, pp. 2321–2324

    Google Scholar 

  44. R. GRAY: “Oversampled Sigma-Delta modulation”—IEEE Trans. Commun, vol. COM-35, pp. 481–489, May 1987

    Article  Google Scholar 

  45. G. ZAMES, N.A. SHNEYDOR: “Dither in Nonlinear Systems”—Trans, on Automatic Control, vol. AC-21 No.5, October 1976, pp. 660–667

    Article  MathSciNet  Google Scholar 

  46. P. NAUS et al: “Low Signal-level Distortion in Sigma-Delta Modulators”—84th Audio Eng. Soc. Convention, March 1988, Paris

    Google Scholar 

  47. B. J. RODGERS, C. R. THURBER: “A Monolithic 5.5 digit BiMOS A/D Converter”—IEEE J. Solid-State Circuits vol. SC-24 no.3, June 1989 pp. 617–626

    Article  Google Scholar 

  48. J. C. CANDY, B. A. WOOLEY and O. J. BENJAMIN: “A voiceband Codec with Digital filtering”—IEEE Trans. Commun, vol. COM-29, June 1981, pp. 815–830

    Article  Google Scholar 

  49. S. R. NORSWORTHY, I. G. POST, H. S. FETTERMAN: “A 14-Bit 80 KHz Sigma-Delta Converter”—IEEE J. Solid-State Circuits vol. SC-24 pp.256–266, April 1989

    Article  Google Scholar 

  50. M. REBESCHINI, et al: “A high-resolution CMOS Sigma-Delta A/D converter with 320 kHz output rate”—Proc. IEEE C1CC 1989 pp. 6.1.1–4.

    Google Scholar 

  51. R. KOCH et al: “A 12-bit Sigma-Delta analog-to-digital Converter with 15 MHz Clock rate”—IEEE J. Solid-State Circuits vol. SC-21 no.6, pp. 1003–1010, Dec. 1986

    Article  Google Scholar 

  52. Y. MATSUYA et al: “A 16-bit Oversampling A-to-D Conversion Technology using Triple-Integration Noise Shaping”—IEEE J. Solid-State Circuits vol. SC-22 no.6 pp.921–929, Dec. 1987

    Article  Google Scholar 

  53. J. ROBER, P. DEVAL: “A Second-Order High-Resolution Incremental A/D Converter with Offset and Charge Injection Compensation”—IEEE J. Solid-State Circuits vol. SC-23 no.3, June 1988 pp. 736–741

    Article  Google Scholar 

  54. W. GROENEVELD, H. SCHOUWENAARS, H. TERMEER: “A Self Calibration Technique for Monolithic High-resolution D/A Converters”—IEEE 1989 ISSCC Digest of Techn. papers pp. 22–23

    Google Scholar 

  55. S1LVAR-LISCO Company: “SWAP, A Switched Capacitor Network Analysis Program”, Heverlee, Belgium, 1983

    Google Scholar 

  56. FANG, Y. TSIVIDIS, Y.P. WING: “A Switched Capacitor Netword Analysis Programme”—Parts I-II, IEEE Trans, on Circuits and Systems vol. SC-28, 1983, pp. 4–10 and 41-46

    Google Scholar 

  57. P. O’ LEARY, F. MALOBERTI: “Bit Stream Adder for Oversampling Coded data”—Electronic Letters, 27th September 1990, vol. 26, No. 20

    Google Scholar 

  58. N. KOUVARAS: “Operations on delta-modulated signal and their application in the realisation of digital filters”—The Radio and Electronic Engineer, Institution of Electronic and Radio Engineers, Vol. 48, No. 9, pp. 431–438, September 1978

    Article  Google Scholar 

  59. B. E. BOSER et al: “Simulating and Testing Oversampled Analog-to-Digital Converters”—IEEE Trans, on Computer-Aided Design vol. 7 no.6 pp. 668–674, June 1988

    Article  Google Scholar 

  60. J. DOERNBERG, H. LEE, D. HODGES: “Full Speed Testing of A/D Converters”—IEEE J. Solid-State Circuits vol. SC-19 no.6, dec. 1984 pp. 820–827

    Article  Google Scholar 

  61. M. VANDEN BOSSCHE, J. SCHOUKENS, J. RENNEBOOG: “Dynamic Testing and Diagnostics of A/D Converters”—IEEE Trans, on Circuits and Systems vol. CAS-33, no.8, Aug. 1988 pp.775–785

    Google Scholar 

  62. V. F. DIAS, V. LIBERALI, F. MALOBERTI: “TOSCA: a simulator for oversampling converters with behavioural modeling”, Proc. CompEuro’ 91, Bologna, Italy, pp. 467–471, May 1991

    Google Scholar 

  63. F. J. HARRIS: “On the Use of Windows for Harmonic Analysis with the Discrete Fourier Transform”—Proc. of the IEEE vol. 66, No. 1, January 1978, pp. 51–83

    Article  Google Scholar 

  64. Y. C. YENQ: “Measuring harmonic distortion and the noise floor of an A/D converter using spectral averaging”—IEEE Trans, on Instrumentation and Measurements vol. IM-37, No. 4, 1988, pp. 525–538

    Google Scholar 

  65. “SABER user’s guide”—Analogy Inc, 1989

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. MIETEC Alcatel, Belgium

    Frank Op’t Eynde

  2. Katholieke Universiteit Leuven, Belgium

    Willy Sansen

Authors
  1. Frank Op’t Eynde
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Willy Sansen
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Springer Science+Business Media New York

About this chapter

Cite this chapter

Eynde, F.O., Sansen, W. (1993). Oversampled A-to-D and D-to-A Converters. In: Analog Interfaces for Digital Signal Processing Systems. The Springer International Series In Engineering And Computer Science, vol 225. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3256-9_3

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-3256-9_3

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-6432-0

  • Online ISBN: 978-1-4615-3256-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation