Behavioral Specification for Synthesis

  • Jos T. J. van Eijndhoven
  • Jochen Jess
  • Jens P. Brage
Part of the The Kluwer International Series in Engineering and Computer Science book series (SECS, volume 228)


This chapter describes some results of the Ascis project on behavioral specification languages and models used as input for high-level synthesis. Three very different languages have been investigated for input specification: Silage, HardwareC, and Vhdl. For Vhdl, a semantic and syntactic subset suitable for high-level synthesis has been chosen; an important characteristic of this subset is asynchronous communication. The specification languages are converted into a data flow graph representation. A data flow model is presented, which supports hierarchy and special control constructs for conditional and iterative statements and maximizes the opportunities for global optimizations. Standardization at this level enables a synthesis environment which supports different synthesis trajectories starting from a common entry point. Moreover, it has facilitated exchange of examples and algorithms between the project partners.


Output Port Input Port Asynchronous Communication Hardware Description Language Behavioral Specification 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    J.-M. Bergé, A. Fonkoua, S. Maginot, and J. Rouillard. VHDL Designer’s Reference. Kluwer Academic Publishers, Dordrecht, Netherlands, 1992.MATHCrossRefGoogle Scholar
  2. [2]
    L. Berrojo, P. Sanchez, and E. Villar. High-level synthesis and simulation with VHDL. Proc. of Second European Conference on VHDL Methods, Stockholm, Sweden, pages 62–69, Sep 1991.Google Scholar
  3. [3]
    J. P. Brage. ProcVHDL: A VHDL subset for high-level synthesis. Techni cal report, Dep. of Comp. Sc, Technical University of Denmark, Lyngby, Denmark, Jun 1991.Google Scholar
  4. [4]
    J. P. Brage. Hardware description languages for synthesis: problems and possibilities. Proc. of Tenth NORCHIP Seminar, Helsinki, Finland, pages 22–29, Nov 1992.Google Scholar
  5. [5]
    R. Camposano and W. Rosenstiel. Synthesizing circuits from behavioural specifications. IEEE Trans, on Comp. Aided Design, CAD-8, number 2, pages 171–180, Feb 1989.CrossRefGoogle Scholar
  6. [6]
    G. G. de Jong. Verification of data flow graphs using temporal logic. In L. J. M. Claessen, editor, Formal VLSI Correctness Verification, VLSI Design Methods-II: proc. of the IMEC-IFIP WG10.2 WG10.5 Int. Workshop on Appl. Formal Methods for Correct VLSI Design, pages 169–178, North-Holland, 1990.Google Scholar
  7. [7]
    G. G. de Jong. Generalized data flow graphs: theory and applications. To appear as PhD thesis, Eindhoven Univ. of Tech., Eindhoven, The Netherlands, 1993.Google Scholar
  8. [8]
    G. De Micheli and D. C. Ku. HERCULES—a system for high-level synthesis. Proc. of the 25th Design Autom. Conf, Anaheim, CA, Jun 1988.Google Scholar
  9. [9]
    K. Djigande. Image compression and decompression, system architecture. Master’s thesis, Dep. of Comp. Sc, Technical University of Denmark, Lyngby, Denmark, Jul 1992.Google Scholar
  10. [10]
    P. Hilfinger, J. Rabaey, D. Genin, C. Scheers, and H. De Man. DSP specification using the SILAGE language. IEEE Int. conf. on Acoustics, Speech and Signal Processing, pages 1057–1060, Apr 1990.Google Scholar
  11. [11]
    Th. Krol, J. van Meerbergen, C. Niessen, W. Smits, and J. Huisken. The Sprite Input Language, an intermediate format for high level synthesis. Proc. of Eur. Conf. on Design Automation (EDAC), Brussels, Belgium, pages 186–192, Mar 1992.Google Scholar
  12. [12]
    J. S. Lis and D. D. Gajski. Synthesis from VHDL. Proc. of the Int. Conf on Comp. Design, pages 378–381, 1988.Google Scholar
  13. [13]
    A. Postula. VHDL specific issues in high level synthesis. Proc. of Second European Conference on VHDL Methods, Stockholm, Sweden, pages 70–77, Sep 1991.Google Scholar
  14. [14]
    L. Stok. Architectural Synthesis and Optimization of Digital Systems. PhD Thesis, Eindhoven Univ. of Tech., Eindhoven, The Netherlands, 1991.Google Scholar
  15. [15]
    A. Stoll, J. Biesenack, and S. Rumler. Flexible timing specification in a VHDL synthesis system. Proc. of EURO-DAC ‘2, Hamburg, Germany, pages 610–615, Sep 1992.Google Scholar
  16. [16]
    J. T. J. van Eijndhoven, G. G. de Jong, and L. Stok. The ASCIS data flow graph: semantics and textual format. Technical report 91-E-251, Eindhoven University of Technology, Jun 1991.Google Scholar
  17. [17]
    A. H. Veen. The misconstrued semicolon: reconciling imperative languages and dataflow machines. PhD Thesis, Eindhoven University of Technology, The Netherlands, 1985.Google Scholar
  18. [18]
    IEEE Standard VHDL Language Reference Manual. IEEE Std. 1076-1987, The Institute of Electrical and Electronics Engineers, Inc., New York, USA, 1988.Google Scholar
  19. [19]
    R. A. Walker and D. E. Thomas. Design representation and transformation in the system architect’s workbench. Proc. of the Int. Conf on Comp. Aided Design, pages 166–169, 1987.Google Scholar

Copyright information

© Springer Science+Business Media New York 1993

Authors and Affiliations

  • Jos T. J. van Eijndhoven
    • 1
  • Jochen Jess
    • 1
  • Jens P. Brage
    • 2
  1. 1.Dept. of Electrical EngineeringEindhoven Univ. of TechnologyMB EindhovenThe Netherlands
  2. 2.Dept. of Computer ScienceTechnical University of DenmarkLyngbyDenmark

Personalised recommendations