Skip to main content

A Perspective On BiCMOS Trends

  • Chapter
  • 214 Accesses

Part of the book series: The Springer International Series in Engineering and Computer Science ((SECS,volume 244))

Abstract

The era of modern BiCMOS technology started in the early 1980s [10.1,10.2] with the promise of significantly improving SRAM and logic (gate array) performance and greater integration of mixed-signal analog systems. Over a decade latter what has been realized? The fastest commercially available SRAMs in the world, ranging in densities from 1K to 1M, are BiCMOS. BiCMOS 100K SOG arrays with 100-200MHz capability can be purchased from various vendors. BiCMOS microprocessors are starting to emerge from the lab and into production. Analog BiCMOS capabilities are being exploited in applications such as mobile communication. All in all, BiCMOS has been demonstrated to provide CMOS power and densities at bipolar speeds. At a given technology level, BiCMOS out-performs CMOS by a factor of 1.5-2.0X; 0.81i BiCMOS exceeds the performance of 0.5µm CMOS. So, why hasn’t BiCMOS taken over? Even though every major semiconductor company now boasts some form of BiCMOS technology, its relative process complexity keeps cost stubbornly high. It has also taken the circuit and system designers the full decade to learn how to best exploit BiCMOS, and we’re still learning. Commercial CAD tools, while making significant progress, remain inadequate at the higher levels of abstraction. Finally, the role of BiCMOS in a reduced power supply environment is controversial.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. H. Higuchi et al, “Performance and Structures of Scaled-Down Bipolar Devices Merged with CMOSFETs,” 1984 IEDM, pp. 694–697.

    Google Scholar 

  2. A.R. Alvarez et al, “2 Micron Merged Bipolar-CMOS Technology,” 1984 IEDM, pp. 761–764.

    Google Scholar 

  3. S. Baker, “Will BiCMOS Enter Mainstream”, Source: Forward Concepts, Electronic Engineering Times, Dec. 1990, pp. 1, 66–67.

    Google Scholar 

  4. S. Weber, `BiCMOS: The Next Great Wave in Silicon“, Source: ICE, Electronics, Dec. 1990, pp. 40–46.

    Google Scholar 

  5. S. Konaka, et. al., “HSST/BiCMOS Technology with 26ps ECL and 45ps 2V CMOS Inverter,” 1990 Int. Electron Dev. Mtg., pp. 493–496.

    Google Scholar 

  6. N. Rovedo, et. al., “Process Design for Merged Complementary BiCMOS,” 1990 Int. Electron Dev. Mtg., pp. 485–488.

    Google Scholar 

  7. P. Gelsinger, P. Gargini, G. Parker, A. Yu, “Microprocessors circa 2000”, Spectrum, pp. 43–47, Oct. 89.

    Google Scholar 

  8. M. Declercq, “Introduction to BiCMOS”, Intensive Course on BiCMOS Technology & Circuit Design, Lausanne, Swit., Oct. 1990

    Google Scholar 

  9. W. Heimsch, “BiCMOS Microprocessor Design,” Ibid.

    Google Scholar 

  10. K. Hansen, “Analog Design,” Ibid.

    Google Scholar 

  11. P. Bosshart, “Introduction to Microprocessor Design,” Int. Electron Device Meeting Short Course, 1988.

    Google Scholar 

  12. T. Hotta, et. al., “A 70Mhz 32b Microprocessor with 1.0µm BiCMOS Macrocell Library,” 1989 Int. Solid State Circuits Conf. Dig. Tech. Papers, pp. 124–125.

    Google Scholar 

  13. Y. Nakakura, et. al., “Design Methodology for Over 100MFlops 64bit MPU with 0.8μm BiCMOS,” 1991 Symp. VLSI Tech, pp. 21–22.

    Google Scholar 

  14. S.C. Lee, et. al., “Bi-CMOS Circuits for High Performance VLSI”, Symp. on VLSI Technology, pp.40–47, 1984.

    Google Scholar 

  15. J.D. Gallia et. al., “High-Performance BiCMOS 100K-Gate Array,” J. Solid State Circuits, Vol 25., No. 1, Feb. 1990, pp. 142–148.

    Article  Google Scholar 

  16. Y. Tanaka et. al., “A 0.511m BiCMOS SOG with Selectable 5V/3.3V Operations,” 1991 Custom Int. Circuit Conf, pp. 14.14.1–14.14.4.

    Google Scholar 

  17. T. DeLurio et al, “Programmable BiCMOS Technology Improves TTL PLDs”, 1991 CICC.

    Google Scholar 

  18. T. Delurio, Private Communication

    Google Scholar 

  19. P. Raje et al, “MBiCMOS: A Device and Circuit Technique Scalable to the Sub-micron, Sub-2V Regime,” 1991 ISSCC, pp. 150–151.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Springer Science+Business Media New York

About this chapter

Cite this chapter

Alvarez, A.R. (1993). A Perspective On BiCMOS Trends. In: Alvarez, A.R. (eds) BiCMOS Technology and Applications. The Springer International Series in Engineering and Computer Science, vol 244. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3218-7_10

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-3218-7_10

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-6413-9

  • Online ISBN: 978-1-4615-3218-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics