Skip to main content

Abstract

This chapter is devoted to a complete example showing the implementation of a VMEbus master interface. It provides an overview of the main steps of the proposed design methodology. The following chapters will give a more formal definition of the terminology and of the algorithms.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 189.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 249.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 249.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Springer Science+Business Media New York

About this chapter

Cite this chapter

Lavagno, L., Sangiovanni-Vincentelli, A. (1993). Overview of the Design Methodology. In: Algorithms for Synthesis and Testing of Asynchronous Circuits. The Springer International Series in Engineering and Computer Science, vol 232. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3212-5_2

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-3212-5_2

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-6410-8

  • Online ISBN: 978-1-4615-3212-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics