Advertisement

Clock Period Constraints: Single Stage Systems

  • C. Thomas Gray
  • Wentai Liu
  • Ralph K. CavinIII
Part of the The Kluwer International Series in Engineering and Computer Science book series (SECS, volume 248)

Abstract

The basis for any design methodology must be a firm theoretical foundation. A designer must be able to determine, given a proposed circuit, what the limits of performance are and how design parameters affect the performance. The next two chapters of this monograph investigate the theoretical performance limits of the wave pipelining design methodology and the effect of various circuit design parameters on the circuit clock period. It will be shown that, in contrast to conventional design techniques, performance is not limited by the longest absolute delay but is instead limited by differences in delay. In addition to presenting a rigorous theoretical formulation, it is a goal of this work to present intuitive insights into how various timing parameters interact.

Keywords

Internal Node Output Register Circuit Element Combinational Logic Clock Period 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer Science+Business Media New York 1994

Authors and Affiliations

  • C. Thomas Gray
    • 1
  • Wentai Liu
    • 1
  • Ralph K. CavinIII
    • 1
  1. 1.North Carolina State UniversityRaleighUSA

Personalised recommendations