Abstract
Moore’s law [Noy77], which predicted that the number of devices integrated on a chip would be doubled every two years, was accurate for a number of years. Only recently has the level of integration be gun to slow down somewhat due to the physical limits of integration technology. Advances in silicon technology have allowed IC designers to integrate more than a few million transistors on a chip; even a whole system of moderate complexity can now be implemented on a single chip.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1993 Springer Science+Business Media New York
About this chapter
Cite this chapter
Sapatnekar, S.S., Kang, SM. (1993). Introduction. In: Design Automation for Timing-Driven Layout Synthesis. The Springer International Series in Engineering and Computer Science, vol 198. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3178-4_1
Download citation
DOI: https://doi.org/10.1007/978-1-4615-3178-4_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6393-4
Online ISBN: 978-1-4615-3178-4
eBook Packages: Springer Book Archive