Abstract
Hardware support for image processing is very important in emerging applications such as desktop publishing, medical imaging, and multimedia. In the past, computational needs for intensive image processing tasks, such as image analysis of satellite data and pattern recognition, were satisfied with custom, complex, and expensive image processing architectures [1], [2] However, the latest scientific workstations have enough compute power for low-cost desktop image processing. Furthermore, traditional image processing operations, such as texture mapping and warping, are now combined with conventional graphics techniques. Hence, there is an increased interest for accelerated image and video processing on low cost computational platforms, such as personal computers and scientific workstations.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
M.D. Edwards,“A review of MIMD architectures for image processing,”J. Kittler and M.J.B. Duff (eds.),“Image processing system architectures,”Research Studies Press, Letchwork, Hertfordshire, England, 1985, pp. 85–101.
S. Yalamanchili, K.V. Palem, L.S. Davis, A.J. Welch, and J.K. Aggarwal,“Image processing architectures: a taxonomy and survey,”in Progress in Pattern Recognition 2, L.N. Kanal and A. Rosenfeld (eds.), Elsevier Science Publishers, North Holland, 1985, pp. 1–37.
T.J. Foundain, K.N. Matthews, and M.J.B. Duff,“The CLIP7A image processor,”IEEE Trans, on Pattern Analysis and Machine Intelligence, Vol. 10, No. 3, pp. 310–319, May 1988.
R.D. Fellman, R.T. Kaneshiro, and K. Konstantinides,“Design and evaluation of an architecture for a digital signal processor for instrumentation applications,”IEEE Trans. on ASSP, Vol. 38, No. 3, pp. 537–546, March 1990.
K. Aono, et al., “A video digital signal processor with a vector-pipeline architecture,”IEEE J. of Solid-State Circuits, Vol. 27, No. 12, Dec. 1992, pp. 1886–1893.
K. Kitagaki, et al., “A new address generation unit architecture for video signal processing,”SPIE Vol. 1606 Visual Commun, and Image Processing’ 91: Image Processing, pp. 891–900, 1991.
M. Kidode and Y. Shiraogawa,“High speed image processor: TOSPIX-II,”Evaluation of Multicomputer s“.L.M. Uhr et al. (eds.) Academic Press, New York, 1986, pp. 319–335.
N.L. Seed, A.D. Houghton, M.J. Lander, and N.J. Goodenough, “An enhanced transputer module for real-time image processing,”Third Intern. Conf. on Image processing and its applications, IEE, Hitchen, Herts, England, pp. 131–135, 1989.
K.S. Mills, G.K. Wong, and Y. Kim,“ A high performance floating-point image computing workstation for medical applications,”SPIE Vol. 1232, Medical Imaging IV: Image capture and display, pp. 246–256, 1990.
Digital Signal Processing Databook, LSI Logic Corporation, September 1991.
W.K. Pratt, Digital Image Processing, John Wiley and Sons, New York, 1991.
JPEG-1 DIS Working Group 10, Draft International Standard, DIS 10918–1, CCITT Rec. T.81, Jan. 2, 1992.
MPEG-1 CD, Working Group 11, Committee Draft ISO/IEC 11172, Intern. Standards Organization, IPSJ, Tokyo, Dec. 6, 1991.
Video Codec for Audiovisual Services at p x 64 Kbits/s. CCITT Recommendation H.261, CDM XV-R 37-E, International Telegraph and Telephone Consultive Committee (CCITT), Aug. 1990.
D. Bailey et al., “Programmable vision processor/controller for flexible implementation of current and future image compression standards,”IEEE Micro, October 1992, pp. 33–39.
I. Tamitani et. al,“An encoder/decoder chip set for the MPEG video standard,”, IEEE ICASSP-92, pp. V–661–V–664, San Francisco, 1992.
A. Razavi, R. Adar, et. al.,“VLSI implementation of an image compression algorithm with a new bit rate control capability”, IEEE ICASSP-92, pp. V–669–672, San Francisco, 1992.
T. Araki et. al.,“The architecture of a vector digital signal processor for video coding”, IEEE ICASSP-92, pp. V–681–V–684, San Francisco, 1992.
K. Kikuchi, et al., “A single chip 16-bit 25 ns real-time video/image signal processor,”IEEE J. of Solid State Circuits, Vol. 24, No. 6, pp. 1662–1667, Dec. 1989.
K. Kaneko, et al., “A 50 ns DSP with parallel processing architecture,”IEEE ISSCC 87,pp. 158–159, 1987.
T. Murakami, K. Kamizawa, M. Kameyama, and S. Nakagawa,“A DSP architectural design for low bit-rate motion video codec,”IEEE Trans, on Circuits, and Systems, Vol. 36, No. 10, pp. 1267–1274, Oct. 1989.
A. Kanuma, et al,“A 20 MHz 32b pipelined CMOS image processor,”IEEE ISSCC 86, pp. 102–103, 1986.
H. Yamada, K. Hasegawa, T. Mori, H. Sakai, and K. Aono,“A microprogrammable real-time image processor,”IEEE Journal of Solid State Circ, Vol. 23, No. 1, pp. 216–223, 1988.
H. Fujii, et al., “ A floating-point cell library and a 100-MFLOPS image signal processor,”IEEE J. of Solid-State Circuits, Vol. 27, No. 7, July 1992, pp. 1080–1087.
J.P. Norsworthy, D.M. Pfeiffer, M.K. Corry, and J.A. Thompson,“A parallel image processing chip,”IEEE ISSCC, pp. 158–159, 1988.
D. Pfeiffer,“Integrating image processing with standard workstation platforms,”Computer Technology Review, pp. 103–107, Summer 1991.
K. Aono, M. Toyokura, and T. Araki,“A 30 ns (600 MOPS) image processor with a reconfigurable pipeline architecture,”IEEE 1989 Custom Integr. Circuits Conf., pp. 24.4.1–24.4.4, 1989.
M. Maruyama et al., “An image signal multiprocessor on a single chip,”IEEE J. on Solid-State Circ., Vol. 25, No. 6, pp. 1476–1483, Dec. 1990.
T. Minami, R. Kasai, H. Yamauchi, Y. Tashiro, J. Takahashi, and S. Date,“A 300-MOPS video signal processor with a parallel architecture,”IEEE J. of Solid-State Circuits, Vol. 26, No. 12, pp. 1868–1875, Dec. 91.
R.J. Gove,“Architectures for single-chip image computing,”SPIE Electronic Imag. Science and Techn. Conf. on Image Processing and Interchange,”San Jose, Feb. 1992.
K. Guttag, R.J. Gove, and J.R. Van Aken,“A single chip multiprocessor for multimedia: The MVP,”IEEE CG&A, Nov. 1992, pp. 53–64.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1994 Springer Science+Business Media New York
About this chapter
Cite this chapter
Konstantinides, K., Bhaskaran, V. (1994). Recent Developments in the Design of Image and Video Processing ICs. In: Bayoumi, M.A., Swartzlander, E.E. (eds) VLSI Signal Processing Technology. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-2776-3_2
Download citation
DOI: https://doi.org/10.1007/978-1-4615-2776-3_2
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6199-2
Online ISBN: 978-1-4615-2776-3
eBook Packages: Springer Book Archive