History and Background: Digital Logic and Fault Simulation

  • Ernst G. Ulrich
  • Vishwani D. Agrawal
  • Jack H. Arabian

Abstract

Concurrent Simulation evolved within the area of digital logic and digital logic fault simulation. This area is discussed here, including a few background facts, some history, and terminology. The method of Selective-trace/event-driven simulation, the simulation of memories, and rehearsal strategies are discussed. Neglected directions, such as instruction level simulation, are indicated.

Keywords

Expense Lution Tempo Veri 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    V.D. Agrawal, A. K. Bose, P. Kozak, H. N. Nham, and E. Paces-Skewes, “ Mixed-mode Simulation in the MOTIS System,” Jour. Digital Systems, Vol. V, p. 383–400, Winter 1981.Google Scholar
  2. [2]
    V.D. Agrawal, “Synchronous Path Analysis in MOS Circuit Simulator,” Proc. Design Automation Conf., pp. 629–635, 1982.Google Scholar
  3. [3]
    D.B. Armstrong, “A Deductive Method for Simulating Faults in Logic Circuits,” IEEE Trans. Computers, Vol. C-21, pp. 464–471, May 1972.CrossRefGoogle Scholar
  4. [4]
    A. W. Ausdale, “Use of the Boeing Computer Simulator for Logic Design Confirmation and Failure Diagnostic Programs,” Proc. International Aerospace Conf., 1971.Google Scholar
  5. [5]
    L. C. Bening, “Developments In Computer Simulation of Gate Level Physical Logic,” Proc. Design Automation Conf., pp. 561–567, 1979.Google Scholar
  6. [6]
    L.C. Bening, “Simulation of High Speed Computer Logic,” Proc. Design Automation Workshop, pp. 103–112, 1969.Google Scholar
  7. [7]
    S. Bose and P. Agrawal, “Concurrent Fault Simulation of Logic Gates and Memory Blocks on Message Passing Multicomputers,” Proc. Design Automation Conf., pp. 332–335, 1992.Google Scholar
  8. [8]
    K.R. Bowden, “Design Goals and Implementation Techniques for Time-based Digital Simulation and Hazard Detection,” Proc. International Test Conf., pp. 147–152, 1982.Google Scholar
  9. [9]
    MA. Breuer and A.D. Friedman, Diagnosis and Reliable Design of Digital Systems, Rockville, MD: Computer Science Press, 1976.Google Scholar
  10. [10]
    M.A. Breuer and A. Parker, “Digital System Simulation: Current Status and Future Trends,” Proc. Design Automation Conf., pp. 269–275, 1981.Google Scholar
  11. [11]
    R.E. Bryant, “An Algorithm for MOS Logic Simulation,” Lambda, Vol. I, pp. 46–53, Fourth Quarter, 1980.Google Scholar
  12. [12]
    P.W. Case, et al., “Solid Logic Design Automation,” IBM Jour. Res. Dev., Vol. 8, April 1964.Google Scholar
  13. [13]
    B.R. Chawla, H. K. Gummel, and P. Kozak “MOTIS — An MOS Timing Simulator,” IEEE Trans. Circ. Sys., Vol. CAS-22, pp. 301–310, December 1975.Google Scholar
  14. [14]
    E.B. Eichelberger, “Hazard Detection in Combinational and Sequential Digital Circuits,” IBM Jour. Res. Dev., Vol. 9, pp. 90–99, March 1965.MATHCrossRefGoogle Scholar
  15. [15]
    H. Fujiwara, Logic Testing and Design for Testability, Cambridge, MA: MIT Press, 1985.Google Scholar
  16. [16]
    S. Gai, F. Somenzi, and E. Ulrich, “Advances in Concurrent Multilevel Simulation,” IEEE Trans. CAD, Vol. CAD-6 pp. 1006–10012, Nov. 1987.Google Scholar
  17. [17]
    Goshima, et al., “Diagnostic System for Large Scale Logic Cards and LSI’s,” Proc. Design Automation Conf., pp. 256–259, 1981.Google Scholar
  18. [18]
    M. Heydemann and D. Dure, “The Logic Automaton Approach to Efficient and Accurate Gate and Functional Level Simulation,” Proc. International Conf. CAD, pp. 250–253, 1988.Google Scholar
  19. [19]
    S.K. Jain and V.D. Agrawal, “Statistical Fault Analysis,” IEEE Design & Test of Computers, Vol. 2, pp. 38–44, February 1985.CrossRefGoogle Scholar
  20. [20]
    J.S. Jephson, et al., “A Three Value Design Verification System,” IBM Systems Jour., Vol. 8, No 3, pp. 178–188, 1969.CrossRefGoogle Scholar
  21. [21]
    M.A. Kearney, “ DECSIM: A Multi-Level Simulation System for Digital Design,” Proc. International Conf. Computer Design, pp. 206–209, 1984.Google Scholar
  22. [22]
    Kitamura, T. Hoshino, T. Kondo, T. Nakashima, and T. Sudo, “Hardware Engines for Logic Simulation,” Logic Design and Simulation, North Holland, Amsterdam, 1986. Editor, E. Hoerbst.pp. 165–192.Google Scholar
  23. [23]
    T.M. McWilliams, “Verification of Timing Constraints on Large Digital Systems,” Proc. Design Automation Conf., pp. 139–147, 1980.Google Scholar
  24. [24]
    A. Miczo, Digital Logic Testing and Simulation, New York: Harper & Row, 1986.Google Scholar
  25. [25]
    P.L. Montessoro and S. Gai, “CREATOR: General and Efficient Multilevel Concurrent Fault Simulation,” Proc. Design Automation Conf., pp. 160–163, 1991.Google Scholar
  26. [26]
    T. Nishida, S. Miyamoto, T. Kozawa, and K. Sato, “RFSIM, Reduced Fault Simulator,” Proc. International Conf. CAD, pp. 13–15, 1985.Google Scholar
  27. [27]
    D. J. Riling and H. B. Sun, “Computer Aided Prediction of Delays in LSI Logic Systems,” Proc. Design Automation Workshop, pp. 182–186, 1973.Google Scholar
  28. [28]
    R. Razdan, G. Bischoff, and E. Ulrich, “Exploitation of Periodicity in Logic Simulation of Synchronous Circuits,” Proc. International Conf. CAD, pp. 62–65, 1990.Google Scholar
  29. [29]
    S. Seshu, “On an Improved Diagnosis Program,” IEEE Trans. Electronic Computers, Vol. EC-12, pp. 76–79, February 1965.MathSciNetCrossRefGoogle Scholar
  30. [30]
    M.D. Schuster and R.E. Bryant, “Concurrent Fault Simulation of MOS Digital Circuits,” Proc. MIT Conf. Advanced Research in VLSI, pp. 129–138, 1984.Google Scholar
  31. [31]
    C.J. Terman, “RSIM — A Logic-Level Timing Simulator,” Proc. International Conf. Computer Design, pp. 437–440, 1983.Google Scholar
  32. [32]
    M. Tokoro et al, “A Module Level Simulation Technique for Systems composed of LSI’s and MSI’s,” Proc. Design Automation Conf., pp 418–427, 1978.Google Scholar
  33. [33]
    E. Ulrich, “Time-sequenced Logical Simulation based on Circuit Delay and Selective Tracing of Active Network Paths,” Proc. ACM National Conf., pp. 437–438, 1965.Google Scholar
  34. [34]
    E. Ulrich, T. Baker, and L. Williams, “Fault-Test Analysis Techniques Based on Logic Simulation,” Proc. Design Automation Conf., pp. 111–115, 1972.Google Scholar
  35. [35]
    E. Ulrich and T. Baker, “The Concurrent Simulation of Nearly Identical Digital Networks,” Proc. Design Automation Conf., pp. 145–150, 1973.Google Scholar
  36. [36]
    E. Ulrich, “Table Lookup Techniques for Fast and Flexible Digital Logic Simulation,” Proc. Design Automation Conf., pp. 560–563, 1980.Google Scholar
  37. [37]
    E. Ulrich, M. Kearney, J. Tellier, and S. Demba, “Design Verification for Very large Digital Networks Based on Concurrent Simulation and Clock Suppression,” Proc. International Conf. Computer Design, pp. 277–280, 1983.Google Scholar
  38. [38]
    E. Ulrich, “Concurrent Simulation at the Switch, Gate, and Register Levels,” Proc. International Test Conf., pp. 703–709, 1985.Google Scholar
  39. [39]
    E. Ulrich, K. P. Lentz, S. Demba, and R. Razdan, “Concurrent Min-Max Simulation,” Proc. European Design Automation Conf., pp. 554–557, 1991.Google Scholar
  40. [40]
    E. Ulrich and I. Suetsugu, “Techniques for Logic and Fault Simulation,” VLSI Systems Design,Vol. VII, pp. 68–81, October 1986.Google Scholar
  41. [41]
    T. Weber, and F. Somenzi, “Periodic Signal Suppression in a Concurrent Fault Simulator,” Proc. European Design Automation Conf., pp. 565–569, 1991.Google Scholar

Copyright information

© Springer Science+Business Media New York 1994

Authors and Affiliations

  • Ernst G. Ulrich
    • 1
  • Vishwani D. Agrawal
    • 2
  • Jack H. Arabian
    • 1
  1. 1.Digital Equipment CorporationUSA
  2. 2.AT&T Bell LaboratoriesUSA

Personalised recommendations