Abstract
We present in this paper an automatic tool generating component models built according to a varied choice of modeling rules as well as specification formats. It can substantially aid to build libraries of models. The core of the generator is based on an intermediate format, common for all these input formats and for all possible modeling rules. Around it, a designer may define and/or easily implement as many specification formats and sets of modeling techniques as needed. The generator is described in detail, tested for VHDL models of standard cells, and compared to a ‘classical ’ generator of component models.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
M. Blüml, F. Bouchard, A. Pawlak, A Technique for a Flexible Generation of Component ModelsProc. of the Workshop on Design Methodologies for Microelectronics and Signal ProcessingGliwice-Cracow, PolandOctober 1993.
M. Blüml, et al., A Methodology for the Development of High Quality Standard-Cell Models in VHDLVHDL Forum, Spring’92SantanderApril 1992.
M. Blüml, M. Lenzen, A. Pawlak, A Workbench For Generation of Component ModelsProc. of EURO-VHDL’93HamburgSept. 1993.
D. Coelho, Follow Simple Rules to Create VHDL ModelsElectronic Design, June 14, 1990.
J.-L. Dubois, Standard Component Model Definition in VHDLESPRIT Project 2072 ECIP Report, Jan. 91.
Electronic Industries Association, Commercial Component Model Specification, Revision J, May 1989 and June 1992.
European Space Agency, VHDL Modeling Guidelines, Issue 1, Sept. 1994.
European Silicon Structures Ltd., SOLO 2000 Family Libraries, European Silicon StructuresEdition 3, July 90.
L. Gandon, G&D, a VHDL Source Code Generator, Report, GMD-EIS, 1991
Oz Levia, Writing High Performance VHDL ModelsProc. of the Second European Conference on VHDL MethodsStockholmSept. 91
F. Liu, A. Pawlak, Timing Constraint Checks in VHDL-a comparative studyVHDL for Simulation, Synthesis, Formal Proof of HardwareJean Mermet ed., Kluwer Publishers, 1992.
P. J. Menchini, A Minimalist Approach to VHDL Logic ModelingDesign & Test of Computers, June 1990.
N. V. MIETECMIETEC Standard Cell User Manual 2.4mm CMOSN.V. MIETEC, Belgium1989.
G. Moretti: Modeling of Standard Component LibrariesApplications of VHDL to Circuit Design, Kluwer Academic Publishers, 1991.
C. Munk, P. Ukelo, A. Vachoux, D. Mlynek, The MODES Global Control Environment, A Tool for Rapid PrototypingProc. of EURO-DAC’93Hamburg
Z. Navabi, Behavioral Level Modeling of Gate Level Loading EffectsProc. of the CHDLMarseilleApril 1991.
S. Narayan, F. Vahid, D. Gajski, Translating System Specifications to VHDLIEEE Proc. of the European Conference on Design AutomationAmsterdam1991.
Siemens A.G., SCoD ADVANCLL D — Standard Cells1989.
B. Singh, A Parametrized CAD Tool for VHDL Model Development with X WindowsReport Virginia Tech.
Thomson-CSF, VHDL For Component ModelingESPRIT Project 2072 ECIP Report, Dec. 1992.
VITAL: VHDL Initiative Toward ASIC LibrariesModel Development Specification, Version 2.2b March 1994
VLSI Technology, Inc., VSC10 Portable Library, VLSI Technology, Inc., 1988.
R. Zinszner, Modeling TechniquesFirst European Conference on VHDL MethodsMarseille1990.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1995 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Blüml, M., Bouchard, F., Pawlak, A. (1995). A Flexible Generator of Component Models. In: Bergé, JM., Levia, O., Rouillard, J. (eds) Model Generation in Electronic Design. Current Issues in Electronic Modeling, vol 1. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-2335-2_1
Download citation
DOI: https://doi.org/10.1007/978-1-4615-2335-2_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-5989-0
Online ISBN: 978-1-4615-2335-2
eBook Packages: Springer Book Archive