Advertisement

Adiabatic Switching

  • Lars Svensson

Abstract

The fundamental cause of CMOS dynamic power dissipation is the organization of the energy transport in the circuit. Charging a node with a node capacitance, C, to a voltage, V, means storing a signal energy, E sig = CV 2/2, on the node. In a level-restoring CMOS circuit with rail-to-rail swing1, the signal charge, Q = CV, is drawn from the power supply at a constant voltage, V. Thus, as pointed out in Chapter 3, an energy Einj = QV = CV 2 is injected into the circuit from the power supply. The injected energy is twice the signal energy; half of it is dissipated for the other half to be delivered to its destination. When the node is pulled low, the charge is drained from the node to ground, and the other half of the injected energy is consequently dissipated. Thus, all energy drawn from the supply is used only once before being discarded.

Keywords

Supply Voltage Load Capacitance Charge Time Voltage Swing Capacitive Load 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [Athas94a]
    W.C. Athas, L.’J.’ Svensson, J.G. Koller, N. Tzartzanis, and E. Chou, “Low-power digital systems based on adiabatic-switching principles,” IEEE Transaction on VLSI Systems, pp. 398–407, Dec 1994.Google Scholar
  2. [Athas94b]
    W.C. Athas, J.G. Koller, and L.“J.” Svensson, “An energy-efficient CMOS line driver using adiabatic switching,” Fourth Great Lakes Symposium on VLSI Design, pp. 196–199, March 1994.Google Scholar
  3. [Athas94c]
    W.C. Athas and L.“J.” Svensson, “Reversible logic issues in adiabatic comput-ing,” IEEE Workshop on Physics and Computation, PhysComp ′94, pp 111–118, IEEE Press, Nov 1994.CrossRefGoogle Scholar
  4. [Bennett73]
    C.H. Bennett, “Logical reversibility of computation,” IBM J. Res. Dev., vol 17, pp. 525–532(1973).MATHCrossRefGoogle Scholar
  5. [Bennett85]
    C.H. Bennett and R. Landauer, “The fundamental physical limits of computation, ” Scientific American, pp. 48–56, July 1985.Google Scholar
  6. [Bennett89]
    C.H. Bennett, “Time/space trade-offs for reversible computation,” SIAM J. Computing, vol. 18, pages 766–776, 1989.MATHCrossRefGoogle Scholar
  7. [Burr91]
    J. B. Burr and A.M. Peterson, “Energy considerations in multichip-module based multiprocessors,” IEEE International Conference on Computer Design, pp. 593–600, 1991.Google Scholar
  8. [Denker94]
    J. S. Denker, “A review of adiabatic computing,” IEEE Symposium on Low Power Design, pp 94–95, 1994.Google Scholar
  9. [Gabara94]
    T. Gabara, “Pulsed power supply CMOS — PPS CMOS,” IEEE Symposium on Low Power Design, pp 98–99, 1994.Google Scholar
  10. [Hall92]
    J.S. Hall, “An electroid switching model for reversible computer architectures,” Proc. ICCI′92, 4th International Conf. on Computing and Information, 1992.Google Scholar
  11. [Hinman93]
    R. T. Hinman and M. F. Schlecht, “Recovered energy logic: a highly efficient alternative to today’s logic circuits,” IEEE Power Electronics Specialists Conference Record, pp. 17–26, 1993.Google Scholar
  12. [Koller93]
    J.G. Koller and W.C. Athas, “Adiabatic switching, low energy computing, and the physics of storing and erasing information,” Workshop on Physics and Computation, PhysCmp ′92, Oct. 1992; IEEE Press, 1993.Google Scholar
  13. [Kramer94]
    A. Kramer, J.S. Denker, S.C. Avery, A.G. Dickinson, and T.R. Wik, “Adiabatic computing with the 2N-2N2D logic family,” 1994 Symposium on VLSI Circuits: Digest of technical papers, IEEE Press, June 1994.Google Scholar
  14. [Landauer61]
    R. Landauer, “Irreversibility and heat generation in the computing process,” IBM J. Res. Dev., vol 5, pp. 183–191 (1961).MathSciNetMATHCrossRefGoogle Scholar
  15. [Liu93]
    D. Liu and C. Svensson, “Trading speed for low power by choice of supply and threshold voltages,” IEEE JSSC, vol 28, no. 1, Jan 1993.Google Scholar
  16. [Maksimovic91]
    D. Maksimovic, “A MOS gate drive with resonant transitions,” IEEE Power Electronics Specialists Conference, pages 527–532. IEEE Press, 1991.Google Scholar
  17. [Mead80]
    C.A. Mead and L. Conway, Introduction to VLSI systems, Addison-Wesley, Reading, 1980.Google Scholar
  18. [Mead]
    C. Mead, “Scaling of MOS technology to submicrometer feature sizes,” Journal of VLSI Signal Processing, 8, 9–25 (1994).CrossRefGoogle Scholar
  19. [Merkle93]
    R. Merkle, “Reversible electronic logic using switches,” Nanotechnology, vol. 4, pages 21–40, 1993.CrossRefGoogle Scholar
  20. [Seitz85]
    C. L. Seitz, A.H. Frey, S. Mattisson, S.D. Rabin, D.A. Speck, and J.L.A. van de Snepscheut, “Hot-clock NMOS,” 1985 Chapel Hill Conference on VLSI, pp. 1–17, 1985.Google Scholar
  21. [Solomon94]
    P.M. Solomon and D.J. Frank, “The case for reversible computation,” 1994 International Workshop on Low-Power Design. Google Scholar
  22. [Svensson94]
    L.“J.” Svensson and J.G. Koller, “Driving a capacitive load without dissipating/CV2, ” IEEE Symposium on Low Power Design, pp. 100–101, 1994.Google Scholar
  23. [Wik94]
    T.R. Wik, Private communication, October 1994.Google Scholar
  24. [Younis93]
    S.G. Younis and T.F. Knight, “Practical implementation of charge recovery asymptotically zero power CMOS,” 1993 Symposium on Integrated Systems, pp. 234–250. MIT Press, 1993.Google Scholar

Copyright information

© Springer Science+Business Media New York 1995

Authors and Affiliations

  • Lars Svensson
    • 1
  1. 1.Information Sciences InstituteUniversity of Southern CaliforniaUSA

Personalised recommendations