Low Power Circuit Techniques

  • Christer Svensson
  • Dake Liu
Part of the The Springer International Series in Engineering and Computer Science book series (SECS, volume 336)


When CMOS (Complementary Metal Oxide Semiconductor) technology was originally introduced, low power was one of the main motivations [32]. CMOS circuits was the first (and only) digital circuit technique which did not consume any static power. Power was only consumed when the circuit was switched. By using CMOS it was believed that the power consumption problem was solved. Since then, integrated circuit complexity and speed have been continuously increased. One result of this is that also CMOS now approaches the limits of acceptable power consumption [10]. We will therefore investigate the power consumption of CMOS circuits in this chapter, and make some brief comparisons with other circuit techniques.


Power Consumption Full Adder Voltage Swing CMOS Circuit Transmission Gate 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    M. Afghahi, J. Yuan, Double edge-triggered D-flip-flops for High Speed CMOS Circuits, IEEE J. of Solid-State Circuits, Vol. 26, No. 8 pp 1168–1170, 1991.CrossRefGoogle Scholar
  2. [2]
    H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Reading, Addison-Wesley Publishing Company, 1990.Google Scholar
  3. [3]
    T Blalock and J Jaeger, A High-Speed Clamped Bitline Current-Mode Sense Amplifier, IEEE J. of Solid State Circuits, Vol. 26, pp 542–548, 1991.CrossRefGoogle Scholar
  4. [4]
    A. Chandrakasan, S. Sheng and R. W. Brodersen, Low-Power CMOS Digital Design, IEEE Journal of Solid-State Circuits Vol. 27, No. 4, 1992.Google Scholar
  5. [5]
    A. Chandrakasan et al Design of Portable Systems, Proc. of IEEE 1994 Custom Integrated Circuits Conference, pp 12.1.1–12.1.8, 1994.Google Scholar
  6. [6]
    J.-S. Choi and K. Lee, Design of CMOS tapered Buffer for Minimum Power-Delay Product, IEEE Journal of Solid-State Circuits Vol. 29, No. 9, pp 1142–1145, 1988.CrossRefGoogle Scholar
  7. [7]
    K. M. Chu and D. L. Pulfrey, A Comparison of CMOS Circuits Techniques: Differential Cascade Voltage Switch Logic Versus Conventional Logic, IEEE J. of Solid-State Circuits, Vol. 22, No. 4, pp 528–532, 1992.CrossRefGoogle Scholar
  8. [8]
    E. De Man and M. Schöbinger, Power Dissipation in the Clock System of Highly Pipe-lined CMOS Circuits, Proc. 1994 Int. workshop on Low Power Design, pp133–138.Google Scholar
  9. [9]
    D. Deschacht, M. Robert, and D. Auvergne, Explicit Formulation of Delay in CMOS Data Paths, IEEE Journal of Solid-State Circuits Vol. 23, No. 5, pp 1257–1264, 1988.CrossRefGoogle Scholar
  10. [10]
    D. W. Dobberpuhl et al, A 200-MHz 64-b Dual-Issue CMOS Microprocessor, IEEE J. of Solid-State Circuits, Vol. 27, No. 11, pp 1555–1566, 1992.CrossRefGoogle Scholar
  11. [11]
    Draft 1.00 IEEE Std 1596.3–1994, IEEE Standard for Low-Voltage Differential Signal for SCI (LVDS).Google Scholar
  12. [12]
    M. A. Ortega and J. Figueras, Bounds on the Harzard Power Consumption in Modular Static CMOS Circuits, a talk on PATMOS’94, Barcelona, Spain, unpublished.Google Scholar
  13. [13]
    N. F. Goncalves, H. J. DeMan, NORA: A Race-free Dynamic CMOS Technique for Pipelined Logic Structures, IEEE J. of Solid-State Circuits, Vol. 18, June 1983.Google Scholar
  14. [14]
    N. Hedenstierna and K. Jeppson, CMOS Circuit Speed and Buffer Optimization, IEEE Tr. of Computer Aided Design, Vol. 6, March 1987, pp. 270–281.CrossRefGoogle Scholar
  15. [15]
    R. Hossain, L. D. Wronski, and A. Albicki, Low Power Design Using Double Edge Triggered Flip-Flops, IEEE Tr. on VLSI Systems, Vol.2, No. 2, 1994, pp 261–265.CrossRefGoogle Scholar
  16. [16]
    M. Ishibe et al. High-Speed CMOS I/O Buffer Circuits, IEEE J. of Solid-State Circuits, Vol. 27, No. 4, pp 671–673, 1992.CrossRefGoogle Scholar
  17. [17]
    P. Larsson, C. Svensson, Noise in Digital Dynamic CMOS Circuits, IEEE Journal of Solid-State Circuits, Vol. 29. No. 6, pp 655–662, 1994.CrossRefGoogle Scholar
  18. [18]
    W. Lee et al, A Comparative Study on CMOS Digital Circuit Families for Low Power Applications, Proc. 1994 Int. workshop on Low Power Design, pp129–132.Google Scholar
  19. [19]
    D. Liu, C. Svensson, Comparison of power consumption in CMOS synchronous logic circuits, Proc. of European workshop on power and timing modelling pp 31–37, 1992Google Scholar
  20. [20]
    D. Liu, C. Svensson, Trading Speed for Low Power by Choice of Supply and Threshold Voltages, IEEE Journal of Solid-State Circuits Vol. 28, No. 1, pp 10–17, 1993.CrossRefGoogle Scholar
  21. [21]
    D. Liu, C. Svensson, Power Consumption Estimation in CMOS VLSI Chips, IEEE Journal of Solid-State Circuits Vol. 29, No. 6, pp 663–670, 1994.CrossRefGoogle Scholar
  22. [22]
    C. Metra, Minimal Power-Delay Product CMOS Buffer, 4th International Workshop on PATMOS, Oct. 1994, Barcelona, pp 150–157.Google Scholar
  23. [23]
    Y. Nakagome et al. Sub-1-V Swing Internal Bus Architecture for Future Low-Power ULSI’s, IEEE Journal of Solid-State Circuits Vol. 28, No. 4, pp 414–419, 1993.CrossRefGoogle Scholar
  24. [24]
    C. Piguet, J-M. Masgonty, S. Cserveny, E. Dijkstra, Low-Power Low-Voltage Digital CMOS Cell Design, 4th Int. Workshop on PATMOS, Oct. 1994, Barcelona, pp 132–139.Google Scholar
  25. [25]
    D. Renshaw and C. H. Lau, Race-Free Clocking of CMOS Pipelines Using a Single Global Clock, IEEE J of Solid-State Circuits, Vol. 25, No. 3, pp 766–769, 1990.CrossRefGoogle Scholar
  26. [26]
    W. Roethig, E. Melcher, and M. Dana, Probabilistic Power Consumption Estimations in Digital Circuits, Proc. European Workshop on power and timing modelling pp 7–15, 1992.Google Scholar
  27. [27]
    M. S. J. Steyaert et al., ECL-CMOS and CMOS-ECL Interface for 150-MHz Digital ECL Data Transmission Systems, IEEE JSSC, Vol. 26, No. 1, pp 18–23, 1991.Google Scholar
  28. [28]
    C Svensson and J Yuan, High Speed CMOS Chip to Chip Communication Circuit, Proc. 1991 Int. Symp. on Circuits and Systems, pp. 2221–2231.Google Scholar
  29. [29]
    N. Tan and S. Eriksson, Low Power Chip-to-Chip Communication Circuits, Electronics Letters, Vol. 30, No. 21, 1994, pp 1732–1733.CrossRefGoogle Scholar
  30. [30]
    P. Vanoostende et al, Evaluation of the limitations of the simple CMOS power estimation formula: comparison with accurate estimation, Proc. European workshop on power and timing modelling pp 16–25, 1992.Google Scholar
  31. [31]
    H. J. M. Veendrick, Short-Circuit Dissipation of Static CMOS Circuitry and its Impact on the Design of buffer circuits, IEEE JSSC Vol. 19, No.4, 1984.Google Scholar
  32. [32]
    N. H. E. Weste, K. Eshraghian, Principles of CMOS VLSI Design, (Second edition), Reading, Addison-Wesley Publishing Company, 1993.Google Scholar
  33. [33]
    M Winzker, Influence of Statistical Properties of Video Signals on the Power Dissipation of CMOS Circuits, Proc. of PATMOS’94, Barcelona, 17–19 Oct. 1994, pp 106–113.Google Scholar
  34. [34]
    K. Yano, et al, A 3.8-ns CMOS 16X16-b Multiplier Using Complementary Pass-Transistor Logic, IEEE J. of Solid-State Circuits, Vol. 25, No. 2, pp 388–395, 1990.CrossRefGoogle Scholar
  35. [35]
    J. Yuan C. Svensson, High Speed CMOS Circuit Techniques, IEEE J. of Solid-State Circuits, Vol. 24, No. 1, 1989, pp 62–70.CrossRefGoogle Scholar
  36. [36]
    J. Yuan, C. Svensson and P. Larsson, New domino logic precharged by clock and data, Electronics Letters, Vol. 29, No. 25, pp 2188–2189, 1993.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media New York 1996

Authors and Affiliations

  • Christer Svensson
  • Dake Liu

There are no affiliations available

Personalised recommendations