Skip to main content

An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications

  • Chapter
Low-Voltage Low-Power Analog Integrated Circuits

Abstract

Afully analytical MOS transistor model dedicated to the design and analysis of low-voltage, low-current analog circuits is presented. All the large-and small-signal variables, namely the currents, the transconductances, the intrinsic capacitances, the non-quasi-static transadmittances and the thermal noise are continuous in all regions of operation, including weak inversion, moderate inversion, strong inversion, conduction and saturation. The same approach is used to derive all the equations of the model: the weak and strong inversion asymptotes are first derived, then the variables of interest are normalized and linked using an appropriate interpolation function. The model exploits the inherent symmetry of the device by referring all the voltages to the local substrate. It is shown that the inversion chargeQ inv is controlled by the voltage differenceV P — Vch whereV ch is the channel voltage, defined as the difference between the quasi-Fermi potentials of the carriers. The pinch-off voltageV P is defined as the particular value of Vch, such that the inversion charge is zero for a given gate voltage. It depends only on the gate voltage and can be interpreted as the equivalent effect of the gate voltage referred to the channel. The various modes of operation of the transistor are then presented in terms of voltagesV P V S andV P V D Using the charge sheet model with the assumption of constant doping in the channel, the drain currentIDis derived and expressed as the difference between a forward componentI F and a reverse componentI R. Each of these is proportional to a function ofV P V S respectivelyV P V D through a specific currentI S This function is exponential in weak inversion and quadratic in strong inversion. The current in the moderate inversion region is then modelled by using an appropriate interpolation function resulting in a continuous expression valid from weak to strong inversion. A quasi-static small-signal model including the transconductances and the intrinsic capacitances is obtained from an accurate evaluation of the total charges stored on the gate and in the channel. The transconductances and the intrinsic capacitances are modelled in moderate inversion using the same interpolation function and without any additional parameters. This small-signal model is then extended to higher frequencies by replacing the transconductances by first order transadmittances obtained from a non-quasi-static calculation. All these transadmittances have the same characteristic time constant which depends on the bias condition in a continuous manner. To complete the model, a general expression for the thermal noise valid in all regions of operation is derived. This model has been successfully implemented in several computer simulation programs and has only 9 physical parameters, 3 fine tuning fitting coefficients and 2 additional temperature parameters.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Y. P. Tsividis, Operation and Modelling of the MOS Transistor, McGraw-Hill, 1987.

    Google Scholar 

  2. C. C. Enz, “High precision CMOS micropower amplifiers,” Ph.D. thesis, No. 802, EPFL, Lausanne, 1989.

    Google Scholar 

  3. E. A. Vittoz, “Micropower techniques,” inDesign of MOS VLSI Circuits for Telecommunicationsedited by J. Franca and Y. Tsividis, Prentice-Hall, 1993.

    Google Scholar 

  4. E. A. Vittoz, “MOS transistor,” Intensive Summer Course on CMOS & BiCMOS VLSI Design, Analog&Digital, Lausanne (EPFL), Switzerland, September 1993.

    Google Scholar 

  5. J. A. van Nielen and O. W. Memelink, “Influence of substrate upon the DC characteristics of MOS transistors,” Philips Research Reports, vol. 22 pp. 55–71,1967.

    Google Scholar 

  6. H. Wallinga and K. Bult, “Design and analysis of CMOS analog signal processing circuits by means of a graphical MOST model,”IEEE J. Solid-State Circuitsvol. SC-24 pp. 672–680, June 1989.

    Article  Google Scholar 

  7. A. L. Silburt, R. C. Foss and W. F. Petrie,“An efficient MOS transistor model for computer-aided design,”IEEE Trans. Comput.-Aided Des.vol. CAD-4 pp. 104–111,1982.

    Google Scholar 

  8. N. D. Arora and L. M. Richardson,“MOSFET modeling for circuit simulation,” inAdvanced MOS Device Physicsedited by by N. G. Einspruch and G. S. Gildenblat, pp. 237–276, Academic Press, 1989.

    Google Scholar 

  9. N. D. Arora,“Semi-empirical model for the threshold voltage of double implanted MOSFET and its temperature dependence,”Solid-State Electronicsvol. 30 pp. 559–569, 1987.

    Article  Google Scholar 

  10. H. C. Pao and C. T. Sah, “Effects of diffusion current on the characteristics of metal-oxide (insulator)-semiconductor transistors,”Solid-State Electronicsvol. 10 pp. 927–937, 1966.

    Article  Google Scholar 

  11. J. D. Chatelain, “Dispositifs à semiconducteurs,”Traité d’électricitévol. VII, Presses Polytechniques Romandes, 1979.

    Google Scholar 

  12. E. A. Vittoz,“MOS transistors operated in the lateral bipolar mode and their application in CMOS technology,”IEEE J. Solid-State Circuitsvol. SC-18 pp. 273–279, June 1983.

    Article  Google Scholar 

  13. X. Arreguit, “Compatible lateral bipolar transistors in CMOS technology: model and applications,” Ph.D. thesis N0817, EPFL, Lausanne, 1989.

    Google Scholar 

  14. W. Budde and W. H. Lamfried, “A charge-sheet capacitance model based on drain current modeling,”IEEE Trans. Electron Devices vol.ED-37 pp. 1678–1687, July 1990.

    Article  Google Scholar 

  15. A. I. A. Cunha, R. T.Gongalves, M. C. Schneider andC. G. Montoro“An accurate and explicit physical model of the MOS transistor,” Proceedings of the 8th conference of the sociedade Brasileira de MicroelectronicaSept. 1993.

    Google Scholar 

  16. B. J. Sheu, D. L. Scharfetter, P. K. Ko and M. C. Jeng,“BSIM: Berkeley Short-channel IGFET model for MOS transistors,”IEEE J. Solid-State Circuitsvol. SC-22 pp. 558–566, Aug. 1987.

    Article  Google Scholar 

  17. J. A. Power and W. A. Lane, “ An enhanced SPICE MOSFET model suitable for analog applications,”IEEE Trans. Computer-Aided Designvol. CAD-11 pp. 1418–1425.

    Google Scholar 

  18. Y. Tsividis and K. Suyama,“MOSFET modeling for analog circuit CAD: Problems and prospects,” Proceedings of CICC ‘83, San Diego, May 1993.

    Google Scholar 

  19. H. J. Oguey and S. Cserveny, “MOS modelling at low current density,” Summer Course on “Process and Device Modelling,” ESAT Leuven-Heverlee, Belgium, June 1983.

    Google Scholar 

  20. H. Oguey and S. Cserveny“Modèle du transistor MOS valable dans un grand domaine de courants,” Bull. SEV/ USEFeb. 1982.

    Google Scholar 

  21. Y. P. Tsividis, “Relation between incremental intrinsic capacitances and transconductances in MOS transistors,”IEEE Trans. Electron Devices vol.ED-27 pp. 2383–2391, May 1980.

    Google Scholar 

  22. M. Bagheri and Y. Tsividis, “A small signal dc-to-highfrequency nonquasistatic model for the four-terminal MOSFET valid in all regions of operation,”IEEE Trans. Electron Devices vol.ED-32 pp. 2383–2391, Nov. 1985.

    Article  Google Scholar 

  23. M. S. Ghausi and J. J. KellyIntroduction to Distributed-Parameter Networks with Application to Integrated CircuitsHolt, Rinehart and Winston, 1968.

    Google Scholar 

  24. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, Wiley, 1977.

    Google Scholar 

  25. R. S. Muller and T. I. Kamins, Device Electronicsforintegrated Circuits, Wiley, 1977.

    Google Scholar 

  26. H. Khorramabadi and P. R. Gray, “High-frequency CMOS continuous-time filters,”IEEE J. Solid-State Circuits vol.SC-19 pp. 939–948, Dec. 1984.

    Article  Google Scholar 

  27. R. Sarpeshkar, T. Delbriick, and C. A. Mead, “White noise in MOS transistors and resistors,”IEEE Circuits & Devices Magazinevol. 9 pp. 23–29, Nov. 1993.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1995 Springer Science+Business Media New York

About this chapter

Cite this chapter

Enz, C.C., Krummenacher, F., Vittoz, E.A. (1995). An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications. In: Serdijn, W. (eds) Low-Voltage Low-Power Analog Integrated Circuits. The Springer International Series in Engineering and Computer Science, vol 328. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-2283-6_7

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-2283-6_7

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-5963-0

  • Online ISBN: 978-1-4615-2283-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics