Abstract
In this final chapter we return to system-level issues and blend them with circuit design constraints to produce a clock-recovery and data retiming IC. We will not present a detailed circuit, but rather outline the design procedure and give preliminary simulation results, both at the system-and transistor-level. As was discussed at the end of chapter 5, characterization of clock recovery circuits by simulation is difficult for two primary reasons. First, the input signal consists of random data plus noise; therefore, typical performance measures are based on statistical techniques, which require several data samples. Second, the clock recovery circuit is narrow-band compared to the data-rate, requiring thousands, or even millions, of bit-periods to be observed before the clock phase is altered. Nonetheless, simulation can predict the maximum speed of operation and is useful in optimizing the circuits dynamic response. Several aspects of a clock recovery system have been simulated, and some of the results will be presented in this chapter. We will first present system-level simulations, which are used to evaluate various architectures under ideal conditions. Then we will show how these architectures can be implemented as ICs and give preliminary circuit simulation results. 1
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
William T. Colleran, H. T. Phan, and Asad A. Abidi. A 10-bit, 100 MS/s pipelined A/D converter. InIEEE ISSCC Dig. Tech. PapersSan Francisco, California, February 1993.
William T. Colleran and Asad A. Abidi. A 10-b, 75-MHz two-stage pipelined bipolar A/D converter. IEEE J. Solid-State Circuits28(12):1187–1199, December 1993.
M. H. Wakayama, H. Tanimoto, T. Tasai, and Y. Yoshida. A 1.2-µnn BiCMOS sample-and-hold circuit with a constant-impedance, slew-enhanced sampling gate. IEEE J. Solid-State Circuits27(12):1697–1708, December 1992.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1995 Springer Science+Business Media New York
About this chapter
Cite this chapter
Buchwald, A., Martin, K.W. (1995). Clock Recovery and Data Retiming IC: Circuit Design and Simulation Results. In: Integrated Fiber-Optic Receivers. The Springer International Series in Engineering and Computer Science, vol 306. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-2243-0_10
Download citation
DOI: https://doi.org/10.1007/978-1-4615-2243-0_10
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-5944-9
Online ISBN: 978-1-4615-2243-0
eBook Packages: Springer Book Archive