Novel Test Methodologies for SoC/IP Design

Implementation and Comparison
  • L. Hong
  • M. Nahvi
  • R. Fung
  • A. Ivanov
  • R. Saleh
Part of the The Kluwer International Series in Engineering and Computer Science book series (SECS, volume 711)


This paper addresses testing issues associated with System-on-Chip (SoC) designs. A network-processing engine SoC was constructed using reusable Intellectual Property (IP) and a test harness based on the emerging IEEE P1500 standard. Three different test access mechanisms (TAMs) are compared on this platform — a serial threading approach analogous to the IEEE1149.1 standard, a test-rail approach, and a packet-switching test network (NIMA). The NIMA architecture is the most effective when there is a limited number of I/O pins and could potentially become the fastest architecture when it is allowed to operate at higher clock speed than the core DFT. However, the test rail approach is the most effective of the three TAMs if the test width is not restricted or if the area overhead is critical.


Test Time Area Overhead Test Width Network Processor Design Automation Conference 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    E.J. Marinissen, Y. Zorian, “Challenges in Testing Core-Based System ICs”, IEEE Communication Magazine, June 1999, pp. 104–109.Google Scholar
  2. [2]
    Y. Zorian, E.J. Marinissen, S. Dey, “Testing Embedded-Core Based System Chips”, Proc. IEEE ITC, 1998, pp. 130–143.Google Scholar
  3. [3]
    I. Ghosh, N.K. Jha, S. Dey, “A Low Overhead Design for Testability & Test Generation Technique for Core-Based Systems”, Proc. IEEE ITC, 1999, pp. 50–59.Google Scholar
  4. [4]
    L. Whestsel, “An IEEE 1149.1 Based Test Access Architecture for ICs with Embedded Cores”, Proc. IEEE ITC, 1997, pp. 69–78.Google Scholar
  5. [5]
    Debashis Bhattacharya, “Hierarchical Test Access Architecture for Embedded Cores in an Integrated Circuit”, Proc. VLSI Test Symposium, 1998, pp. 8–14.Google Scholar
  6. [6]
    A. Benso et al, “HD2BIST: Architectural Framework for BIST Scheduling, Data Patterns delivering & Diagnosis in SoCs”, Proc. IEEE ITC, 2000, pp. 892–901.Google Scholar
  7. [7]
    E.J. Marinissen, R. Arendsen, G. Bos et al, “A structured & Scalable Mechanism for Test Access to Embedded Reusable Cores”, Proc. IEEE ITC, 1998, pp. 284–293.Google Scholar
  8. [8]
    Mohsen Nahvi, Andre Ivanov, “A Packet Switching Communication-Based Test Access Mechanism for System Chips”, Proc. IEEE European Test Workshop, 2001, pp. 81–86.Google Scholar
  9. [9]
    William J. Dally, Brian Towles, “Route Packets, Not Wires: On-Chip Interconnection Networks”, Design Automation Conference (DAC), 2001Google Scholar
  10. [10]
    Stephen J. Sheafor, “Network Processors: Ushering in a New Era of Performance and Flexibility”,
  11. [11]
    M. Keating, P. Bricaud, Reuse Methodology Manual, 2nd Edition, Kluwer Academic Publishers, 1999.Google Scholar
  12. [12]
    “AMBA Specification Rev 2.0”, .
  13. [13]
  14. [14]
    Drew Wingard, “MicroNetwork-Based Integration for SOCs”, Design Automation Conference (DAC), 2001Google Scholar

Copyright information

© Springer Science+Business Media New York 2003

Authors and Affiliations

  • L. Hong
    • 1
  • M. Nahvi
    • 1
  • R. Fung
    • 1
  • A. Ivanov
    • 1
  • R. Saleh
    • 1
  1. 1.Dept. of Electrical and Computer EngineeringUniversity of British ColumbiaVancouverCanada

Personalised recommendations