## Abstract

The obvious question is, “Why do I need to model ESD?” Modeling describes a physical process in mathematical terms. The equations describing the physical processes are used to simulate its response to external stimulus. Through this mathematical simulation we can study the physical processes and understand their behavior with regard to changes in the stimulus or in the equations comprising the model. The goal in any model is to perfectly represent in a mathematical form what occurs in the physical form, but achieving this goal can be elusive. The simulation space where a model is valid is often just a subset of the total operational space. As an example, the behavior of a spring can be described as a simple linear relationship between the distance traveled and the force exerted (F=k•x; where F=force, x=distance; k=spring ratio) provided the spring is not allowed to stretch beyond its elastic limit. Figure6-1 shows the stress-strain (force-distance) curve for a spring. The elastic region is the linear portion at the beginning of the curve. In this region the spring will return to its original shape after the force is removed. Once the spring crosses over to the plastic region structural changes in the spring have occurred. The spring will not behave the same as it once did. The simplified model only covers the linear region. The equations governing the entire space up to the point where the spring fails are more complicated and difficult to model.

## Keywords

Circuit Element Doping Profile NMOS Transistor Wafer Fabrication Solution Grid## Preview

Unable to display preview. Download preview PDF.

## Topical Reference List

## Spice Model Improvements

- [6–1]T. Perry, “Donald O. Pederson,” IEEE Spectrum, Vol. 35 No. 6, June 1998, PP. 22–27.CrossRefGoogle Scholar
- [6–2]X. F. Gao, J. J. Liou, J. Bernier, G. Croft and A. Ortiz-Conde, “Implementation of a Comprehensive and Robust MOSFET Model in Cadence SPICE for ESD Applications,” Submitted to IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems.Google Scholar
- [6–3]X. F. Gao, J. J. Liou, A. Ortiz-Conde, J. Bernier and G. Croft, “A Physics-Based Model for the Substrate Resistance of MOSFETs,” Solid State Electronics 46 (2002), pp. 853–857.CrossRefGoogle Scholar
- [6–4]H. Chang, E. Charbon, U. Choudhury, A. Demir, E. Felt, E. Liu, E. Malavasi, A. Sangiovanni-Vincentelli and L. Vassiliou, A
*Top-Down*,*Constraint-Driven Design Methodology for Analog Integrated Circuits*, Kouwer Academic Publishers, 1997.Google Scholar - [6–5]A. Maxim and G. Maxim, “A High Accuracy Power MOSFET SPICE Behavioral Macromodel Including the Device Self-heating and Safe Operation Area Simulation,” IEEE Applied power Electronics Conference and Exposition (APEC), Vol. 1, pp. 177–183, 1999.Google Scholar
- [6–6]SPECTRE Manual, December 1998.Google Scholar

## Device Simulation

- [6–7]S. Bargstadt-Franke and K. Oettinger, “Advanced 2D latch-up device simulation - a powerful tool during development in the pre-silicon phase,”
*Proceedings of the International Reliability Physics Symposium*, 2001, pp. 235–239.Google Scholar - [6–8]S. L. Lim, X. Y. Zhang, Z. Yu, S. Beebe and R. W. Dutton, “Computationally stable quasi-empirical compact model for the simulation of MOS breakdown in ESD-protection circuit design,” Proceedings of the International Conference on Simulation of Semiconductor Processes and Devices, 1997, pp. 161–164.Google Scholar
- [6–9]A. D. Stricker,
*Technology Computer Aided Design of ESD Protection Devices*, Hartung-Gone Verlag, Konstanz, 2001.Google Scholar - [6–10]A. D. Stricker, S. Mettler, H. Wolf, M. Mergens, W. Wilkening, H. Gieser and W. Fichtner, “Characterization and optimization of a bipolar ESDdevice by measurements and simulations,” Proceedings of the EOS/ESD Symposium, Vol. EOS-20, pp. 290–300, 1998.Google Scholar
- [6–11]J. C. Lee, A. Hogue, G. D. Croft, J. J. Liou, W. R. Young and J. C. Bernier, “A Method for Determining a Transmission Line Pulse Shape That Produces Equivalent Results To Human Body Model Testing Methods,” Proceedings of the EOS/ESD Symposium, Vol. EOS-22, pp. 97–104, 2000.Google Scholar
- [6–12]K. Esmark, C. Furbock, H. Gossner, G. Groos, M. Litzenberger, D. Pogany, R. Zelsacher, M. Stecher and E. Gornik, “Simulation and experimental study of temperature distribution during ESD stress in smart-power technology ESD protection structures,” International Reliability Physics Symposium Proceedings, 2000, pp. 304–309.Google Scholar
- [6–13]C. Delage, N. Nolhier, M. Bafleur, J. Dorkel, J. Hamid, P. Givelin and J. Lin-Kwang, “Mirrored lateral SCR (MILSCR) as an ESD protection structure: design and optimization using 2-D device simulation,” IEEE Journal of Solid-State Circuits, v34, n9, 1999, pp. 1283–1289.CrossRefGoogle Scholar
- [6–14]A. Z. Wang, C. Tsay, A. Lele and P. Deane, “Study of NMOS behavior under ESD stress: Simulation and characterization,” Microelectronics and Reliability, v 38, n 6–8, Jun-Aug, 1998, pp. 1183–1186.CrossRefGoogle Scholar
- [6–15]A. Stricker, D. Gloor and W. Fichtner, “Layout optimization of an ESD-protection n-MOSFET by simulation and measurement,” Proceedings of the EOS/ESD Symposium, Vol. EOS-17, pp. 205–211, 1995.Google Scholar
- [6–16]K. Oh, C. Duvvury, K. Banerjee and R. W. Dutton, “Investigation of Gate to Contact Spacing Effect on ESD Robustness of Salicided Deep Submicron Single Finger NMOS Transistors,” Proceedings of the International Reliability Physics Symposium, 2002, pp. 148–155.Google Scholar
- [6–17]S. Bargstadt-Franke and K. Oettinger, “Advanced 2D latch-up device simulation - a powerful tool during development in the pre-silicon phase,” Proceedings of the International Reliability Physics Symposium, 2001, pp. 235–239.Google Scholar