ICCAD’s Impact in IBM

  • John A. Darringer
  • Leon Stok
  • Louise H. Trevillyan

Abstract

Over the last twenty years, ICCAD has been a major source of innovative ideas and valuable technical interactions for IBM, as well as a showcase for the many IBM advances in design automation. The quality of papers and presentations has been unparalleled, as is exemplified by the selected papers in this book. As a company that depends on advanced design automation tools for its products, and as an innovator in the design automation arena [7], IBM congratulates ICCAD on its 20th Anniversary and applauds the authors, tutorial presenters, and program and executive committees that have made ICCAD the best technical conference in design automation.

Keywords

Microwave Arena Berman 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    R.E. Allen and J. Cocke, “A Program Data Flow Analysis Procedure”, CACM, vol. 19, no. 3, pp. 137–147, March, 1976.MATHCrossRefGoogle Scholar
  2. [2]
    G. L. Smith, R. J. Bahnsen, H. Halliwell, “Boolean Comparison of Hardware and Flowcharts”, IBM J. Res. Develop., Vol. 26, January 1982, pp. 106–116.CrossRefGoogle Scholar
  3. [3]
    A. Kuehlman et al., “Verity - A formal verification program for custom CMOS circuits”, IBM J. Res. Develop.,Vol. 39, No. 1/2, Jan/March 1995, pp. 149–165.CrossRefGoogle Scholar
  4. [4]
    R. B. Hitchcock, G.I. Smith, D.D. Cheng, “Timing Analysis of Computer Hardware”, IBM Journal RD, v26, No 1, pp. 100 -105, January 1982CrossRefGoogle Scholar
  5. [5]
    J. A. Darringer, W. H. Joyner, “A New Look at Logic Synthesis”, Proc. 17th Design Automation Conf, June 1980, pp. 543–549.Google Scholar
  6. [6]
    C. Leiserson and J. Saxe, “Optimizing synchronous systems”, J. of VLSI and Computer Systems, vol. 1, pp. 41–67, 1983.MATHGoogle Scholar
  7. [7]
    J. A. Darringer, et al., “EDA in IBM: Past, Present and Future”, IEEE Trans, on CAD, Vol. 19, No. 12, Dec. 2000.Google Scholar
  8. [8]
    L. Stok, D.S. Kung, D. Brand, A.D. Drumm, A.J. Sullivan, L.N. Reddy, N. Hieter, D.J. Geiger, H.H. Chao, and P.J. Osier, “BooleDozer: Logic Synthesis for ASICs”, IBM Journal of Research and Development, vol. 40, no. 4, pp. 407–430 (July 1996).CrossRefGoogle Scholar
  9. [9]
    A.E. Ruehli and P.A. Brennan, “Efficient capacitance calculations for three-dimensional multiconductor systems,” IEEE Trans. Microwave Theory Tech., Vol. MTT-21, Feb. 1973, pp. 76–82.CrossRefGoogle Scholar
  10. [10]
    S. Kirkpatrick, C.D. Gelatt, Jr., M.P. Vecchi, “Optimization by Simulated AnnSealing”, Sci- ence, Volume 220, Number 4598. May 13, 1983Google Scholar
  11. [11]
    K. L. McMillan, “Symbolic Model Checking”, ISBN: 0–7923–9380–5, Kluwer, 1993MATHCrossRefGoogle Scholar
  12. [12]
    I. Beer et al., “RuleBase: an Industry-oriented Formal Verification Tool”, Proc. of the 33rd Design Automation Conf. 1996, pp. 655–660.Google Scholar
  13. [13]
    S.J. Hong, R.G. Cain, D.L. Ostapko, “MINI: A Heuristic Approach for Logic Minimization”, IBM Journal of Research and Development, vol 18, No 5, pp. 443–458, Sept 1974.MathSciNetMATHCrossRefGoogle Scholar
  14. [14]
    L. T. Pillage and R. A. Rohrer, “Asymptotic waveform evaluation for timing analysis”, IEEE Trans. Computer Aided Design, 9: 352–366, April 1990.CrossRefGoogle Scholar
  15. [15]
    K. S. Kundert, A. Sangiovanni-Vincentelli, “Nonlinear Circuit Simulation in the Frequency Domain,” in International Conference on Computer Aided Design,pp. 240–242, 1985.Google Scholar
  16. [16]
    M. Kamon, M. J. Tsuk, C. Smithhisler, T. White, “Efficient techniques for inductance extraction of complex 3-D geometries,” in International Conference on Computer Aided Design, pp. 438–441, 1992.CrossRefGoogle Scholar
  17. [17]
    A. Odabasioglu, M. Celik, and L. T. Pileggi, “PRIMA: Passive reduced-order interconnect macromodeling algorithm,” in International Conference on Computer Aided Design, pp. 1–9, 1997.Google Scholar
  18. [18]
    P. R. O’Brien and T. L. Savarino, “Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation,” in International Conference on Computer Aided Design,pp. 512–515, 1989.Google Scholar
  19. [19]
    R. Brayton, E. Detjens, S. Krishna, T. Ma, P. McGeer, L. Oei, N. Phillips, R. Rudell, R. Segal, A. Wang, R. Yung, and A. Sangiovanni-Vincentelli, “Multiple-level logic optimization system,” in International Conference on Computer Aided Design, pp. 356–359,1986.Google Scholar
  20. [20]
    R. Rudell and A. Sangiovanni-Vincentelli, “Exact minimization of multiple-valued functions for pla optimization,” in International Conference on Computer Aided Design, pp. 352–355, 1986.Google Scholar
  21. [21]
    L. Berman and L. Trevillyan, “Improved logic optimization using global flow analysis,” in International Conference on Computer Aided Design,pp. 102–105, 1988.Google Scholar
  22. [22]
    J. Vasudevamurthy and J. Rajski, “A method for concurrent decomposition and factor- ization of boolean expressions,” in International Conference on Computer Aided Design,pp. 510–513, 1990.Google Scholar
  23. [23]
    E. Lehman, Y. Watanabe, J. Grodstein, and H. Harkness, “Logic decomposition during technology mapping,” in International Conference on Computer Aided Design, 1995.Google Scholar
  24. [24]
    R.-S. Tsay, “Exact zero skew,” in International Conference on Computer Aided Design, pp. 336–339, 1991.Google Scholar
  25. [25]
    R. Otten, L. van Ginneken, “Floorplan Design Using Simulated Annealing,” in International Conference on Computer Aided Design, pp. 96–98, 1984.Google Scholar
  26. [26]
    J. M. Kleinhans, G. Sigl, F. M. Johannes, “GORDIAN: A New Global Optimization/Rectangle Dissection Method for Cell Placement,” in International Conference on Computer Aided Design, pp. 506–509, 1988.Google Scholar
  27. [27]
    H. Murata, K. Fujiyoshi, S. Nakatake, Y. Kajitani, “Rectangle-Packing-Based Module Placement,” in International Conference on Computer Aided Design,1995.Google Scholar
  28. [28]
    T. Szymanski, C. Van Wyk, “GOALIE: A Space-Efficient System for VLSI Artwork,” in International Conference on Computer Aided Design,pp. 278–280, 1984.Google Scholar
  29. [29]
    “Efficient network flow based min-cut balanced partitioning,” H. Yang, D. F. Wong in International Conference on Computer Aided Design,1992.Google Scholar
  30. [30]
    R. Rudell, “Dynamic variable ordering for ordered binary decision diagrams,” in International Conference on Computer Aided Design, pp. 42–46, 1993.Google Scholar
  31. [31]
    D. Brand, “Verification of large synthesized designs,” in International Conference on Computer Aided Design,pp. 534–537, 1993.Google Scholar
  32. [32]
    J. P. Silva and K. A. Sakallah, “GRASP — a new search algorithm for satisfiability,” in International Conference on Computer Aided Design, pp. 220–227, 1996.CrossRefGoogle Scholar
  33. [33]
    L. Berman and L. Trevillyan, “Functional comparison of logic designs for vlsi circuits,” in International Conference on Computer Aided Design,pp. 456–459, 1989.Google Scholar
  34. [34]
    N. Shenoy, R. Rudell, “Efficient implementation of retiming,” in International Conference on Computer Aided Design,1994.Google Scholar
  35. [35]
    J. P. Fishburn, A. E. Dunlop, “TILOS: A Posynomial programming approach to transistor sizing,” in International Conference on Computer Aided Design,pp. 326–328, 1985.Google Scholar
  36. [36]
    R. E. Bryant, “Extraction of gate level models from transistor circuits by four-valued symbolic analysis,” in International Conference on Computer Aided Design, pp. 350–353, 1991.Google Scholar
  37. [37]
    A. R. Conn, P. K. Coulman, R. A. Haring, G. L. Morrill, and C. Visweswariah, “Optimization of custom MOS circuits by transistor sizing,” in International Conference on Computer Aided Design,1996.Google Scholar
  38. [38]
    C. Visweswariah, R. A. Rohrer, SPECS2: an integrated circuit timing simulator in International Conference on Computer Aided Design,pp. 94–97, 1987.Google Scholar
  39. [39]
    A. P. Chandrakasan, M. Potkonjak, J. Rabaey, R. W. Brodersen, “Hyper-LP: A Design System for Power Minimization using Architectural Transformations,” in International Conference on Computer Aided Design, pp. 300–303, 1992.CrossRefGoogle Scholar
  40. [40]
    V. Tiwari, S. Malik, A. Wolfe, “Power Analysis of Embedded Software: A First Step Towards Software Power Minimization,” in International Conference on Computer Aided Design, 1994.Google Scholar
  41. [41]
    L. Carloni, K. McMillan, A. Saldanha, A. Sangiovanni-Vincentelli, “A Method for correct construction latency insensitive design,” in International Conference on Computer Aided Design,pp. 309–315, 1999.Google Scholar
  42. [42]
    M. F. Jacome, G. de Veciana, V. Lapinskii, “Exploring Performance Tradeoffs for Clustered VLIW ASIPs,” in International Conference on Computer Aided Design,2000.Google Scholar
  43. [43]
    V.B. Rao, J.P. Soreff, T.B. Brodnax and R.E. Mains, “EinsTLT, transistor level timing with EinsTimer”, in: Proc. TAU, December 1999.Google Scholar

Copyright information

© Springer Science+Business Media New York 2003

Authors and Affiliations

  • John A. Darringer
    • 1
  • Leon Stok
    • 1
  • Louise H. Trevillyan
    • 1
  1. 1.IBM T.J. Watson Research CenterYorktown HeightsUSA

Personalised recommendations