Skip to main content

Timing Analysis using Functional Relationships

  • Chapter
The Best of ICCAD

Abstract

The usual block oriented timing analysis for logic circuits does not take into account functional relations between signals. If we take functional relations into consideration we may find that a long path is never activated. This observation can be used to calculate improved and more accurate delays. It is not practical to consider the complete truth table with all the relationships between signals. We use a procedure that considers only a subset of the relationships between signals and checks for non-functional paths. The delay calculation then takes into account the discovered non-functional paths to determine less pessimistic delays through the logic.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 259.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R.B. Hitchcock, Sr., G.L. Smith, D.D. Cheng. “Timing Analysis of Computer Hardware,” IBM Journal of Research and Development, January 1982, 100–105.

    Google Scholar 

  2. M.A. Breuer and A.D. Friedman. “Diagnosis and Reliable Design of Digital Systems,” Computer Science Press, Inc., 1976.

    Google Scholar 

  3. D. Brand, V.S. Iyengar. “Timing Analysis Using Functional Analysis,” IBM Research Report, No. RC 11768, March 1986.

    Google Scholar 

  4. D. Brand. “Redundancy and Don’t cares in Logic Synthesis,” IEEE Transactions on Computers, Vol. C-32, No. 10, October 1983.

    Google Scholar 

  5. J.A. Darringer, D. Brand, J.V. Gerbi, W.H. Joyner, Jr., L. Trevillyan. “LSS: A system for Production Logic Synthesis,” IBM Journal of research and Development, Vol. 28, No. 5, September 1984.

    Google Scholar 

  6. “CMOS Macrocell Manual AR50–000001–20 B,” LSI Inc.

    Google Scholar 

  7. Special session on “Recent Algorithms for Gate-level ATPG with Fault Simulation and Their Performance Assessment,” at International Symposium on Circuits and Systems, June 1985.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer Science+Business Media New York

About this chapter

Cite this chapter

Brand, D., Iyengar, V.S. (2003). Timing Analysis using Functional Relationships. In: Kuehlmann, A. (eds) The Best of ICCAD. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-0292-0_45

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-0292-0_45

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-5007-1

  • Online ISBN: 978-1-4615-0292-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics