“The job of a computer architect is to build a bridge between what can be effectively built and what can be programmed effectively so that in the end application performance is optimized” . Indeed, in the last decade we have seen a wide deployment of parallel architectures in the form of chip-level scalar general-purpose multiprocessors (CMP) and streaming processors (GPU), but this was not met with a generally accepted solution to the problem of programming these systems in some unified manner. Examples of the programming interfaces include OpenMP, MPI (for CMPs), and OpenCL, CUDA (for GPUs). Thus we see that a compute architecture has to be designed in such a way to allow an efficient programming and applications development.
- Finite Impulse Response
- Total Execution Time
- Finite Impulse Response Filter
- Read Operation
- Memory Bank
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, access via your institution.
Asynchronous with respect to a cycle count an operation may take.
H. P. Hofstee, “Heterogeneous Multi-core Processors: The Cell Broadband Engine,” in Multicore Processors and Systems, ser. Integrated Circuits and Systems, S. W. Keckler, K. Olukotun, and H. P. Hofstee, Eds. Springer US, 2009, pp. 271–295. [Online]. Available: http://dx.doi.org/10.1007/978-1-4419-0263-4_9
C. Kozyrakis and D. Patterson, “Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks,” in Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, ser. MICRO 35. Los Alamitos, CA, USA: IEEE Computer Society Press, 2002, pp. 283–293. [Online]. Available: http://dl.acm.org/citation.cfm?id=774861.774892
C. Kozyrakis and D. Patterson, “Overcoming the limitations of conventional vector processors,” in Proceedings of the 30th annual international symposium on Computer architecture, ser. ISCA ’03. New York, NY, USA: ACM, 2003, pp. 399–409. [Online]. Available: http://doi.acm.org/10.1145/859618.859664
R. Krashinsky, C. Batten, M. Hampton, S. Gerding, B. Pharris, J. Casper, and K. Asanovic, “The Vector-Thread Architecture,” in Proceedings of the 31st annual international symposium on Computer architecture, ser. ISCA ’04. Washington, DC, USA: IEEE Computer Society, 2004, pp. 52–. [Online]. Available: http://dl.acm.org/citation.cfm?id=998680.1006736
P. Yiannacouras, J. G. Steffan, and J. Rose, “VESPA: portable, scalable, and flexible FPGA-based vector processors,” in Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, ser. CASES ’08. New York, NY, USA: ACM, 2008, pp. 61–70. [Online]. Available: http://doi.acm.org/10.1145/1450095.1450107
J. Yu, C. Eagleston, C. H.-Y. Chou, M. Perreault, and G. Lemieux, “Vector Processing as a Soft Processor Accelerator,” ACM Trans. Reconfigurable Technol. Syst., vol. 2, pp. 12:1–12:34, June 2009. [Online]. Available: http://doi.acm.org/10.1145/1534916.1534922
J. Kathiara and M. Leeser, “An Autonomous Vector/Scalar Floating Point Coprocessor for FPGAs,” in Field-Programmable Custom Computing Machines (FCCM), 2011 IEEE 19th Annual International Symposium on, may 2011, pp. 33 –36.
S. Rixner, W. J. Dally, U. J. Kapasi, B. Khailany, A. López-Lagunas, P. R. Mattson, and J. D. Owens, “A bandwidth-efficient architecture for media processing,” in Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, ser. MICRO 31. Los Alamitos, CA, USA: IEEE Computer Society Press, 1998, pp. 3–13. [Online]. Available: http://dl.acm.org/citation.cfm?id=290940.290946
P. Kaewtrakulpong and R. Bowden, “An Improved Adaptive Background Mixture Model for Realtime Tracking with Shadow Detection,” 2001.
Editors and Affiliations
Rights and permissions
© 2014 Springer Science+Business Media New York
About this chapter
Cite this chapter
Bartosiński, R., Daněk, M., Kafka, L., Kohout, L., Sýkora, J. (2014). The Architecture and the Technology Characterization of an FPGA-Based Customizable Application-Specific Vector Coprocessor (ASVP). In: Torquati, M., Bertels, K., Karlsson, S., Pacull, F. (eds) Smart Multicore Embedded Systems. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-8800-2_4
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-8799-9
Online ISBN: 978-1-4614-8800-2
eBook Packages: EngineeringEngineering (R0)